General Disclaimer

One or more of the Following Statements may affect this Document

- This document has been reproduced from the best copy furnished by the organizational source. It is being released in the interest of making available as much information as possible.

- This document may contain data, which exceeds the sheet parameters. It was furnished in this condition by the organizational source and is the best copy available.

- This document may contain tone-on-tone or color graphs, charts and/or pictures, which have been reproduced in black and white.

- This document is paginated as submitted by the original source.

- Portions of this document are not fully legible due to the historical nature of some of the material. However, it is the best reproduction available from the original submission.
CHEMICAL VAPOR DEPOSITION GROWTH

QUARTERLY REPORT NO. 1

(NASA-CF-148319) CHEMICAL VAPOR DEPOSITION GROWTH Quarterly Report (Rockwell International Corp., Anaheim, Calif.) 76 p
HC $5.00  CSCI 070
03/25 42370

Contract No. 954372

"This work was performed for the Jet Propulsion Laboratory,
California Institute of Technology, under NASA Contract NAS7-100
for the U. S. Energy Research and Development Administration,
Division of Solar Energy.

The JPL Low-Cost Silicon Solar Array Project is funded by ERDA
and forms part of the ERDA Photovoltaic Conversion Program to
initiate a major effort toward the development of low-cost solar arrays."

Rockwell International
CHEMICAL VAPOR DEPOSITION GROWTH

QUARTERLY REPORT NO. 1

31 March 1976

By
R. P. Ruth, H. M. Manasevit, J. L. Kenty,
L. A. Moudy, W. I. Simpson and J. J. Yang

Contract No. 954372

"This work was performed for the Jet Propulsion Laboratory,
California Institute of Technology, under NASA Contract NAS7-100
for the U. S. Energy Research and Development Administration,
Division of Solar Energy.

The JPL Low-Cost Silicon Solar Array Project is funded by ERDA
and forms part of the ERDA Photovoltaic Conversion Program to
initiate a major effort toward the development of low-cost solar arrays."

ROCKWELL INTERNATIONAL
Electronic Research Division
Ahmeim, CA 92803
The activities of the first quarter of the contract, which began December 29, 1975, are described. An existing laboratory-type CVD reactor system with a vertical deposition chamber has been used for growth of the Si films studied to date. Extensive modifications of this system, involving mass flow controllers and automatic timing of reactant gas flows by means of solenoid-activated air-operated bellows valves, will be completed early in the second quarter.

Several potential suppliers of candidate substrate materials have been contacted. Numerous samples of materials have been received for consideration, some of which have been evaluated experimentally as substrates for CVD of Si by pyrolysis of SiH$_4$ in H$_2$ or He carrier gases. Materials of three main classes — glasses, glass-ceramics, and polycrystalline ceramics — are being investigated.

Preliminary deposition experiments with two of the available glasses have not been encouraging because of adverse physical and/or chemical effects on the glass in the CVD process, even at relatively low temperatures. Moderately encouraging results, however, have been obtained with fired polycrystalline alumina substrates, which have been used for Si deposition at temperatures above 1000°C. These materials exhibit some preferred orientation in their polycrystalline structures, and the films grown on these are also preferentially oriented, although no crystallographic correlations have yet been made.

The surfaces of both the substrates and the films have been characterized by x-ray diffraction, reflection electron diffraction, scanning electron microscope, optical microscopy, and surface profilometric techniques. Some evidence of improved surface grain size has been found in some aluminas subjected to high-temperature firing cycles beyond those normally used, and the polishing of some alumina wafers to produce better surfaces for Si film deposition and grain growth has begun.

A variety of CVD experiments has been carried out to establish baseline performance data for the reactor system, including temperature distributions on the sample pedestal, effects of carrier gas flow rate on temperature, effects of carrier gas flow rate on film thickness uniformity in H$_2$ and in He (with H$_2$ producing more uniform results), and Si film growth rate by SiH$_4$ pyrolysis as a function of temperature for H$_2$ and for He. An activation energy for the deposition process in the temperature range up to 850-900°C of $\sim$1.8 eV was found for either carrier gas. Above that temperature range the growth rate still increases with temperature in H$_2$ but with a much lower activation energy ($\sim$0.14 eV). For He the rate passes through a maximum at 850-900°C, decreasing rapidly for further increases in temperature, indicating a difference in the deposition process at high temperatures ($\geq$850°C) in the two gases. Generally, better looking Si films have been achieved to date by deposition in H$_2$ than in He.

X-ray diffraction methods have been used to obtain preliminary information on the amount of preferred orientation and the grain size in CVD Si films deposited on polycrystalline alumina at several different temperatures. Methods of SEM analysis and classical metallography combined with etching procedures have been used to provide evidence of vertical or columnar growth in some of the Si films on alumina. Only limited electrical measurements have been made, primarily because of the emphasis on structural properties of the films to date and the fact that only undoped films have been prepared; experiments with doped films will be initiated early in the second quarter.

Several samples have been sent to OCLI for experimental processing into solar cell structures. Preliminary results obtained on the first group of four to be processed were not encouraging. The films were thin and undoped, and considerable difficulty was encountered in processing them by standard solar cell fabrication techniques.

Conclusions and recommendations based on the first quarter of work are outlined, and specific plans for the next quarter are given. Manpower and funding expenditures are summarized, and the updated technical program plan is given.
CONTENTS

1. Introduction .......................................................... 1

2. Technical Discussion .................................................. 3

   2.1 Task 1. Modification and Test of Existing CVD Reactor System .............................................. 3
   2.2 Task 2. Identification/Development of Suitable Substrate Materials ........................................ 7
   2.3 Task 3. Experimental Investigation of Si CVD Process Parameters ............................................. 24
   2.4 Task 4. Preparation of Si Sheet Samples .................................................................................. 47
   2.5 Task 5. Evaluation of Si Sheet Material Properties ................................................................. 47
   2.6 Task 6. Fabrication and Evaluation of Solar Cell Structures .................................................... 58

3. Conclusions and Recommendations ...................................... 63

4. Plans for the Next Quarter ................................................ 65

5. New Technology .......................................................... 69

6. References .................................................................. 71

Appendix A. Manpower and Funding Expenditures ...................... 73

Appendix B. Updated Technical Program Plan ............................ 75
ILLUSTRATIONS

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2-1.</td>
<td>Schematic Diagram of Vertical-Chamber Chemical Vapor Deposition Apparatus for Si Sheet Growth</td>
<td>4</td>
</tr>
<tr>
<td>2-2.</td>
<td>Schematic Diagram of Si CVD Reactor System Incorporating Planned Modifications</td>
<td>6</td>
</tr>
<tr>
<td>2-3.</td>
<td>Linear Thermal Expansion Coefficients as a Function of Temperature</td>
<td>10</td>
</tr>
<tr>
<td>2-4.</td>
<td>Evidence of Contamination of CVD Si Film Growth on Sapphire Glass</td>
<td>14</td>
</tr>
<tr>
<td>2-5.</td>
<td>Edge View Showing Bowing of Composite of CVD Si on Code 7059</td>
<td>15</td>
</tr>
<tr>
<td>2-6.</td>
<td>Nonuniformity in ASM701 (Corierite) Substrate Revealed by Si CVD Film Growth</td>
<td>15</td>
</tr>
<tr>
<td>2-7.</td>
<td>Nonuniformities in Large-Grain Alumina &quot;Tape Product&quot; (Coors), Emphasized by Si CVD Growth</td>
<td>16</td>
</tr>
<tr>
<td>2-8.</td>
<td>Wrinkled CVD Si Film Grown 14 µm Thick on Glazed Alumina Substrate</td>
<td>17</td>
</tr>
<tr>
<td>2-9.</td>
<td>Surface Morphology of ASM805 Fired Alumina Substrate</td>
<td>19</td>
</tr>
<tr>
<td>2-10.</td>
<td>Surface Morphology of Fired Alumina Substrates</td>
<td>20</td>
</tr>
<tr>
<td>2-11.</td>
<td>Surface Morphology of ASM805 Alumina Substrate Refired</td>
<td>21</td>
</tr>
<tr>
<td>2-12.</td>
<td>Surfaces of 4 Vistal (Coors) Polycrystalline Alumina Substrates after Successive Firings</td>
<td>23</td>
</tr>
<tr>
<td>2-13.</td>
<td>Schematic Diagram of Apparatus Arrangement for Measuring Pedestal Temperature with Infrared Radiation Thermometer (2.0 ≤ λ ≤ 2.6 µm)</td>
<td>25</td>
</tr>
<tr>
<td>2-14.</td>
<td>Observed Temperature Difference (T_f-T_c) on Top of rf-Heated Pedestal for H2 and He Carrier Gases at Three Different Flow Rates</td>
<td>28</td>
</tr>
<tr>
<td>2-15.</td>
<td>Si Film Deposition on (0112) Sapphire Substrates as Function of Reciprocal Temperature for SiH4 Pyrolysis in H2 and in He</td>
<td>33</td>
</tr>
<tr>
<td>2-16.</td>
<td>Bubbles Formed at Interface of CVD Si Film Grown on Corning Code 1723 Glass Substrate at ~650°C in He</td>
<td>35</td>
</tr>
<tr>
<td>2-17.</td>
<td>Rosette Surface Structures of CVD Si Films Grown on Fired Polycrystalline Alumina Substrates in H2 at 1025°C by SiH4 Pyrolysis</td>
<td>38</td>
</tr>
<tr>
<td>2-18.</td>
<td>High Magnification Views of Rosette Surface Structures on CVD Si Films</td>
<td>39</td>
</tr>
<tr>
<td>2-19.</td>
<td>Rosette Surface Structures on CVD Si Films Grown on ASM805 Substrates in H2 at ~1025°C</td>
<td>41</td>
</tr>
<tr>
<td>2-20.</td>
<td>SEM Photographs of Cleaved Cross Sections of CVD Si Films Grown on ASM805 Substrates</td>
<td>42</td>
</tr>
<tr>
<td>2-21.</td>
<td>Appearance of Cleaved Cross Section of 40-µm-thick CVD Si Film</td>
<td>43</td>
</tr>
<tr>
<td>2-22.</td>
<td>Metallic Cross Section of 40-µm-thick CVD Si Film</td>
<td>44</td>
</tr>
<tr>
<td>2-23.</td>
<td>Composite Photomicrograph Showing Detail of Central Region of Figure 2-22</td>
<td>45</td>
</tr>
<tr>
<td>2-24.</td>
<td>SEM Photographs of Metallographic Cross Section of Figures 2-22 and 2-23</td>
<td>46</td>
</tr>
<tr>
<td>Figure</td>
<td>Description</td>
<td>Page</td>
</tr>
<tr>
<td>--------</td>
<td>-----------------------------------------------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>2-25.</td>
<td>Dektak Profilometer Traces for As-Fired Surfaces of Polycrystalline Alumina Substrates and for As-Grown Surfaces of CVD Si Films</td>
<td>50</td>
</tr>
<tr>
<td>2-26.</td>
<td>Dektak Profilometer Traces of Surfaces of Vistol (Coors) Polycrystalline Alumina Substrates Subjected to Four Different Firing Histories</td>
<td>51</td>
</tr>
<tr>
<td>2-27.</td>
<td>Hall-Effect Bridge Pattern Photolithographically Etched in CVD Si Film</td>
<td>56</td>
</tr>
<tr>
<td>2-28.</td>
<td>Schematic Diagram of Apparatus for MOS Capacitance-Voltage Measurements</td>
<td>57</td>
</tr>
</tbody>
</table>
# TABLES

<table>
<thead>
<tr>
<th>Table</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2-1.</td>
<td>Possible Glasses for Si Growth Studies*</td>
<td>9</td>
</tr>
<tr>
<td>2-2.</td>
<td>Candidate Substrate Materials Received to Date from Various Suppliers</td>
<td>13</td>
</tr>
<tr>
<td>2-3.</td>
<td>Representative Properties of Polycrystalline Alumina Ceramics from Three Manufacturers</td>
<td>18</td>
</tr>
<tr>
<td>2-4.</td>
<td>Apparent Surface Grain Size of Several Polycrystalline Alumina Substrates as Measured in SEM</td>
<td>22</td>
</tr>
<tr>
<td>2-5.</td>
<td>Observed Temperatures at Three Locations on SiC-Coated Carbon Pedestal (Spindles) for H₂ and He Carrier Gases</td>
<td>26</td>
</tr>
<tr>
<td>2-6.</td>
<td>Si Film Thickness Uniformity Obtained with He as Carrier Gas (Single-Crystal (0112) Al₂O₃ Substrates)</td>
<td>29</td>
</tr>
<tr>
<td>2-7.</td>
<td>Si Film Thickness Uniformity Obtained with H₂ as Carrier Gas (Single-Crystal (0112) Al₂O₃ Substrates)</td>
<td>31</td>
</tr>
<tr>
<td>2-8.</td>
<td>CVD Si Growth Rate Data for Pyrolysis of SiH₄ in H₂ Using (0112) Sapphire Substrates*</td>
<td>32</td>
</tr>
<tr>
<td>2-9.</td>
<td>CVD Si Growth Rate Data for Pyrolysis of SiH₄ in H₂ Using (0112) Sapphire Substrates*</td>
<td>32</td>
</tr>
<tr>
<td>2-10.</td>
<td>Average Measured Surface Roughness of Polycrystalline Alumina Substrates Measured by Surface Profilometry with Sloan Dektak</td>
<td>48</td>
</tr>
<tr>
<td>2-11.</td>
<td>CVD Si Sheet Samples* Submitted to OCLI for Solar Cell Processing and Measurement</td>
<td>59</td>
</tr>
</tbody>
</table>
1. INTRODUCTION

This contract began December 29, 1975, and is of 18-month duration. This first quarterly report covers nominally the first three months of the program. However, because of the holiday shutdown at the beginning of this period and the fact that the report must be prepared prior to the end of the calendar quarter, less than a full three months of work is described.

The purpose of the contract is to explore the chemical vapor deposition (CVD) method for the growth of Si sheet on inexpensive substrate materials. The work is carried out at the Rockwell Electronics Research Division in Anaheim, but also involves experimental solar cell fabrication and evaluation by the Photoelectronics Group of Optical Coating Laboratory, Inc. (OCLI), in City of Industry, California.

The formal objective of the contract is development of CVD techniques for producing large areas of Si sheet on inexpensive substrate materials, with sheet properties suitable for fabricating solar cells meeting the technical goals of the Low Cost Silicon Solar Array Project (LCSSAP). The techniques developed are to be directed toward minimum-cost processing, production of sheet having properties adequate to result in cells with terrestrial array efficiency of 10 percent or more, and eventual scale-up to large-quantity production.

The CVD method as applied to Si sheet growth involves pyrolysis or reduction of a suitable Si compound at elevated temperature and approximately atmospheric pressure in a flow-through (open-tube) system. A carrier gas is used to transport the reactants to the deposition chamber in which the substrate is mounted on a SiC-coated carbon pedestal heated by rf from outside the chamber. The properties of the Si sheet are determined by deposition temperature, reactant concentrations, the nature of the carrier gas, the Si source compound used, growth rate, doping impurities (added by introduction of appropriate compounds into the carrier gas stream), and the properties of the substrate.

The specific technical goals established for the contract include the following:

<table>
<thead>
<tr>
<th>Goal Description</th>
<th>Target Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>Si sheet area (per sample)</td>
<td>30 cm²</td>
</tr>
<tr>
<td>Si sheet deposition rate</td>
<td>5 μm per min</td>
</tr>
<tr>
<td>Si sheet thickness</td>
<td>20 to 100 μm</td>
</tr>
<tr>
<td>Si sheet crystal structure</td>
<td>100 μm average grain size</td>
</tr>
<tr>
<td>Intragrain dislocation density</td>
<td>&lt;10^4 per cm²</td>
</tr>
</tbody>
</table>

The principal technical problems to be solved in the program are (1) establishing preferred CVD process parameters (temperature, reactant concentrations, carrier gas composition, doping impurities, growth rate) for optimized intragrain properties for the Si sheet grown on various substrate materials, (2) identifying suitable substrate materials that will survive the environment of the CVD process and be potentially inexpensive and available in large areas, yet be as favorable as possible to Si grain growth, and (3) achieving adequate grain size in the Si sheet to provide satisfactory solar cell properties.
Sil sheet growth by CVD on inexpensive substrates will quite likely be polycrystalline, because such substrates will be either amorphous or microcrystalline and will thus provide little or no ordering influence on the growth mechanism. This is, of course, contrary to the case of epitaxial growth of Si on single-crystal substrates.

However, many characteristics of the CVD method indicate that it has considerable promise for achieving the 1985 technical and cost goals of the LCSSAP: (1) it produces only that amount of Si that is actually required for the photovoltaic effect, without the requirement of additional Si for purely structural reasons; (2) it is a relatively low-temperature process and thus is energy-conservative; not requiring melting of Si at any stage; (3) it does not require refined/purified polycrystalline Si starting material, using instead a high-purity compound of Si that is actually a product of one of the early steps in the preparation of polycrystalline semiconductor-grade Si; (4) it is inherently a large-area process, capable of potential scale-up to areas that are practical for large array fabrication in the LCSSAP; (5) impurity doping for junction formation can be carried out during CVD growth of the Si sheet; (6) thicknesses are closely controllable by valve and flowmeter adjustments; and (7) it has the capability for eventual development of a continuous fabrication process, in which the Si material, the junction or barrier, and the required contacts are all fabricated in a single integrated series of operations in one apparatus.

Thus, although it may be found difficult to achieve the project goal of 10 percent terrestrial array efficiency in polycrystalline Si sheet solar cells, the prospects of at least closely approaching that are considered good. The chances of realizing sufficient cost reduction per unit area of active cell surface appear strong enough that a cost-per-watt figure within the project goals should be achievable with this process.

The contract program is structured in terms of six main technical tasks, as follows: (1) modification and test of an existing CVD reactor system; (2) identification and/or development of suitable inexpensive substrate materials; (3) experimental investigation of CVD process parameters using various candidate substrate materials; (4) preparation of Si sheet samples for various special studies, including solar cell fabrication; (5) evaluation of the properties of the Si sheet material produced by the CVD process; and (6) fabrication and evaluation of experimental solar cell structures by OCLI, using standard and near-standard processing techniques.

The progress achieved to date in the contract is described by task in the following section, followed by a summary of conclusions and recommendations and an outline of the work planned for the second quarter. This is followed by the New Technology statement and a listing of the references for the technical discussion.

The manpower and funding expenditures are summarized in Appendix A, and the Updated Technical Program Plan is included as Appendix B.

2
2. TECHNICAL DISCUSSION

This section contains a discussion of the results obtained to date in performance of the Statement of Work of this contract, including a summary of the characterization data developed during the first quarter and interpretation of the results where appropriate. This discussion is arranged by task, in general, although the interlocking of the tasks is such that this distinction is not always possible.

2.1 TASK 1. MODIFICATION AND TEST OF EXISTING CVD REACTOR SYSTEM

The apparatus required for the chemical vapor deposition of Si films is relatively simple and has been highly developed in recent years. It consists of six main components: (1) deposition chamber (reactor), with provision for supporting the heated substrates on which Si deposited; (2) reactant gas manifold and distribution line system, with appropriate metering, valving, and controls; (3) reservoirs or tanks of the required reactant and carrier gases, with associated purifiers and/or filters; (4) vacuum system for evacuating selected portions of the reactor and gas manifold, as needed; (5) provision for burning, reprocessing, or otherwise discharging the exhaust gases exiting from the reactor system; and (6) power supply for heating the substrates in the reactor chamber - usually an rf generator with an external coil which couples to a susceptor, which also serves as the substrate support.

In the early stages of this program an existing laboratory-type CVD reactor system with a vertical deposition chamber has been used. This system is similar to that used extensively at Rockwell in previous studies of semiconductor epitaxial growth by CVD and is described in detail elsewhere (Ref 1). It is shown schematically in simplified form in Figure 2-1.

Even in its simplest form a system of this type provides at least the following important capabilities:

1. Growth of undoped or doped Si films on any substrate that will withstand the growth temperature, using several different sources of Si, including SiH₄ or a Si halide or mixtures of SiH₄ and HCℓ

2. Etching of Si on the substrate or removing solid reaction products from the walls between deposition experiments, using HCℓ

3. Use of one or more carrier gases to establish a desired growth atmosphere

4. Evacuation of sections of the apparatus, including the reactor, while gas flows are continued in other sections

5. "Homogenization" of gas flows prior to introduction of the gases into the reactor

6. Trapping of moisture and other condensables that are not representative of the carrier gases, reactants, and dopants used but instead are probably typical of the impurities present in "electronic grade" gases.
To improve the control of the Si CVD process to be used in this program a number of modifications are scheduled to be made in the reactor system shown in Figure 2-1. The design details of these modifications were finalized during the first month, as planned. This resulted in some additions being included beyond those considered prior to start of the contract. These additional changes will lead to a more versatile system offering greater reproducibility and reliability than that initially suggested.

All parts and components necessary for these modifications have now been received, with the exception of two printing recorders. However, because of delayed delivery of some of the key items by vendors it has been necessary to reschedule the completion of the reactor system modifications to April.

It is now planned that 13 Tytan Model FC-260 Mass Flow Controllers will be installed on the reactor system. All gas lines involved directly in the CVD process will be controlled by this means. The only lines not so controlled will be the carrier gas bypass and reactant "dump-out" line leading to the burn-box at the top of the reactor-system hood enclosure and a separate H₂ line to admit that gas to the chamber for pre-deposition "etching" when carrier gases other than H₂ are being used.
The 13 controllers to be installed are as follows:

2 In parallel main gas flow lines, one leading into the reactor chamber and the other provided for mixing reactants in desired proportions and to constant total flow prior to introduction into the chamber.

3 In Si source compound supply lines (SiH₄, SiH₂Cl₂, and a bubbler for SiHCl₃ and SiCl₄).

1 In bubbler-source carrier gas line

1 In HCl line

2 In dopant lines (n- and p-type impurity source compounds)

2 In gas lines for dilution of doping compounds

2 In diluted dopant lines (n and p type)

A Tylan Model GPT-104 Automatic Sequence Timer will be associated with these controllers; it is capable of providing automatically-timed control of flow intervals in 10 different lines (i.e., 10 signal channels), with up to four different events (such as on and off) per channel programmable in each cycle of the sequencer. Four Tylan Model RO-14 control and readout units will be included in the centralized control panel to handle the outputs of the 13 mass flow controllers. Each readout unit has a maximum capacity of four input channels.

Two Model 5150A Hewlett-Packard Thermal Printers, each capable of sequential printing of 20 channels of digital information per cycle of the printer (printing time ~1/3 sec per line, data input acceptance interval adjustable down to one second), will also be used to provide permanent records of experimental parameters when desired. These printers will each include a timer so that all data are related to printed digital time recordings.

Ten Nupro Model 4BK air-operated valves, triggered by switch-activated solenoids, are being installed on the reactor system to improve control over film thickness, nucleation phenomena, and impurity concentration and distribution. Two of these valves are Nupro Model SS-4BK-S2 zero-dead-space valves to further reduce the amount of uncontrolled and/or unwanted reactant flow in the system.

An Alcatel Model ZM2012C vacuum pump has been installed, to serve both as the forepump for the trapped mercury-vapor diffusion pump and as the roughing pump for the reactor system. This type of pump has improved pumping speed over conventional oil-immersed mechanical vane pumps, provides essentially zero backstreaming of hydrocarbon vapors because of its "dry" construction, and is relatively quiet in operation.

A schematic diagram of the Si CVD reactor system incorporating the planned modifications is shown in Figure 2-2. Although additional changes may be made at the time of final reassembly of the system, this is the configuration now believed to meet the requirements of the anticipated contract work.
In addition to the reactor system itself, which is enclosed in a separate high-flow-rate fume hood, an external control center will be housed in a separate floor-mounted cabinet at the side of the hood. This cabinet will accommodate the sequence timer, the four readout units, two recorder-printers, and the master valve control panel. This unit is not indicated in the diagram of Figure 2-2.

Until the modifications are completed early in the next quarter the CVD experiments will continue to be done in the existing system. All results reported herein involve the use of the existing reactor, with only minor modifications having been made since the start of the contract work.

2.2 TASK 2. IDENTIFICATION/DEVELOPMENT OF SUITABLE SUBSTRATE MATERIALS

The 1985 cost goals of the LCSSAP are such that it now seems almost entirely out of the question that any single-crystal substrate material (other than perhaps Si itself) could be used for the purpose. Future developments, of course, could conceivably alter this outlook, but for the requirements of this contract it appears that other materials far less favorable to Si crystal growth must be considered and evaluated.

With that as a starting premise the search for candidate substrate materials was begun. These efforts have produced some materials for consideration, as described below.

2.2.1 Rationale for Material Selection

In attempting to identify candidate substrate materials for CVD growth of Si sheet which will meet the technical goals of this contract, discussed in the introduction, several considerations are necessary. First of all, the material must be potentially inexpensive. This means that, as an absolute upper limit in today's market as well as in 1985, it must be less expensive than Si itself for comparable sizes and shapes. More will be said on the subject of present and projected costs of candidate substrate materials in later reports.

Next, it must be available, or potentially so, in relatively large areas. Present technology probably should already have produced similar material in sizes larger than commercially available Si.

In addition, the properties of the substrate material should be compatible with those of Si. Its linear thermal expansion behavior should parallel that of Si as closely as possible from at least the Si sheet deposition temperature down to room temperature. The Si film must also be chemically stable with respect to the substrate surface, so that the transition layer at the interface does not cause separation of the two components. Also, the substrate surface must be stable relative to the carrier gas and the products of Si formation, notably H₂ when SiH₄ is the source of Si and HCl when the Si-containing halides are used to produce the Si.

Only a few classes of materials now commercially available could be considered initially as candidate substrate materials, based on cost, availability, and reported properties. These include the amorphous glasses, glass-ceramics, and polycrystalline ceramics. Many glasses are available in very large sheet form, and others are
potentially susceptible to fabrication into sheets. Some glass-ceramics are also produced in large sheets (the order of square meters), and many of the polycrystalline ceramic materials are available in areas up to about 300 cm².

In contemplating the use of an amorphous glass as a substrate, it is necessary to consider the effect of temperature on certain glass properties, notably the thermal expansion coefficient and the viscosity. Convention has assigned certain viscosity values to some of the physical characteristics that are important to the application of interest in this program:

- Strain point \( \sim 3 \times 10^{14} \) poises
- Annealing point \( \sim 10^{13} \) poises
- Softening point \( \sim 10^{7.6} \) poises
- Working point \( \sim 10^4 \) poises

From room temperature to just below the strain point, which is generally regarded as the upper limit for use of an annealed glass, thermal expansion coefficients (TEC) for glasses tend to remain nearly constant, increasing only slightly with temperature. However, with further increase in temperature into the annealing range the viscosity decreases and a large and rapid increase in TEC occurs. Although the reduction in viscosity at temperatures above the annealing point might seem to eliminate a glass from consideration for possible use as a substrate for Si sheet growth in that temperature range, there have been studies of Si layer growth on such surfaces in the past (Ref 2), and such a system might again warrant investigation.

Some representative glasses commercially available from Corning Glass Works, and in some instances from Owens-Illinois and other glass manufacturers, are listed in Table 2-1. Most of the glasses in the table have TEC values between those of Si and sapphire \((\alpha-Al_2O_3)\) for the range 250°C to the setting point, although that is not accurately indicative of the TEC values at higher temperatures.

This is shown more clearly by the curves of Figure 2-3, which gives TEC data for Si and several possible substrate materials of interest, including glasses, throughout the range from room temperature up to Si CVD deposition temperatures. Further reference will be made to these data in later discussions.

Although many of the glasses listed in Table 2-1 are not normally available in plate or flat-substrate form, it is considered that flat substrates could be produced by techniques well-known in the glass industry.

Among the glasses presented in the table, only two have strain points above the lowest temperatures at which Si growth is considered technically possible by CVD techniques; these are the aluminosilicates Code 1720 and Code 1723. However, as noted above, Si growth by CVD on the other examples could be possible at temperatures between the annealing point of the glass and its softening point, i.e., above \( \sim 600°C \), which is the lowest temperature consistent with growth of Si from \( SiH_4 \).
<table>
<thead>
<tr>
<th>Corning Glass Code</th>
<th>Type of Glass</th>
<th>Forms Usually Available**</th>
<th>Thermal Expansion Coefficient Multiply by 10^-7/°C (25°C to Setting Point ***)</th>
<th>Viscosity Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0317</td>
<td>Alumina Soda Lime</td>
<td>S</td>
<td>57 (0-300°C)</td>
<td>Strain Point (°C)</td>
</tr>
<tr>
<td>1720</td>
<td>Aluminosilicate</td>
<td>BT</td>
<td>667</td>
<td>Annealing Point (°C)</td>
</tr>
<tr>
<td>1723</td>
<td>Aluminosilicate</td>
<td>BT</td>
<td>665</td>
<td>Softening Point (°C)</td>
</tr>
<tr>
<td>2405</td>
<td>Borosilicate</td>
<td>2UJ</td>
<td>501</td>
<td>Working Point (°C)</td>
</tr>
<tr>
<td>3320</td>
<td>Borosilicate</td>
<td>—</td>
<td>493</td>
<td></td>
</tr>
<tr>
<td>7040</td>
<td>Borosilicate</td>
<td>BT</td>
<td>449</td>
<td></td>
</tr>
<tr>
<td>7050</td>
<td>Borosilicate</td>
<td>T</td>
<td>461</td>
<td></td>
</tr>
<tr>
<td>7052</td>
<td>Borosilicate</td>
<td>BMPT</td>
<td>436</td>
<td></td>
</tr>
<tr>
<td>7056</td>
<td>Borosilicate</td>
<td>BTP</td>
<td>472</td>
<td></td>
</tr>
<tr>
<td>7059†</td>
<td>Borosilicate</td>
<td>S</td>
<td>587</td>
<td></td>
</tr>
<tr>
<td>7070</td>
<td>Borosilicate</td>
<td>BMPT</td>
<td>456</td>
<td></td>
</tr>
<tr>
<td>7251</td>
<td>Borosilicate</td>
<td>P</td>
<td>500</td>
<td></td>
</tr>
<tr>
<td>7720</td>
<td>Borosilicate</td>
<td>BPT</td>
<td>484</td>
<td></td>
</tr>
<tr>
<td>7740</td>
<td>Borosilicate</td>
<td>BPSU</td>
<td>510</td>
<td></td>
</tr>
<tr>
<td>7760</td>
<td>Borosilicate</td>
<td>BP</td>
<td>478</td>
<td></td>
</tr>
<tr>
<td>9741</td>
<td>Borosilicate</td>
<td>BUT</td>
<td>408</td>
<td></td>
</tr>
</tbody>
</table>

* From "Properties of Glasses and Glass Ceramics," Corning Glass Works

** B - Blown ware; M - Multiform; U - Panels; P - Pressed ware; S - Plate glass; T - Tubing and rod

*** Setting point is defined as 5°C above strain point

† From Corning Product Information Sheets or private communication
Since it has not yet been determined with certainty in what condition of viscosity a glass surface should be for the best formation of Si films of solar-cell quality, glasses should not be ruled out of consideration at this time. However, since studies of polycrystalline growth of Si on SiO₂ indicate that higher temperatures lead to increased grain size (Ref 3), early evaluation of glasses should involve those glasses which possess at least relatively high softening points.

Glass-ceramics are materials which have been converted from their original glassy state to polycrystalline ceramics by controlled nucleation and devitrification. Through variations in composition and heat treatment, glass-ceramics offer a wide range of grain size, crystallite orientations, and thermal expansion coefficients, from high positive values to negative values, including some that are zero over a limited temperature range. It is anticipated that during this program glass-ceramics with TEC's similar to that of Si will be obtained and evaluated as substrates for solar cell structures.

The third class of substrate material of initial interest is the polycrystalline ceramic, which is available in many compositions and purities. Based on TEC values only (cf Figure 2-3), likely materials for study include zircon (ZrO₂ · SiO₂), with TEC ~4.9x10⁻⁶ per deg C (25-900°C); cordierite (2MgO · 2Al₂O₃ · 5SiO₂), with TEC ~3.7x10⁻⁶ per deg C (25-900°C); a number of aluminas, with TEC's 7.7-8.0x10⁻⁶ per deg C (25-900°C), and mullite (3Al₂O₃ · 2SiO₂), with TEC ~4.8x10⁻⁶ per deg C (40-800°C). In today's market, demand has produced "super-smooth" as-fired surfaces only on the aluminas. Further studies in producing better surfaces (without polishing) on the other ceramics are necessary and are in progress in the laboratories of some of the manufacturers.

Another type of substrate material for consideration as a substrate for Si sheet growth is a combination of two of the above classes, namely, a glass film produced upon a polycrystalline ceramic, i.e., a glazed ceramic. The typical glaze formed on a ceramic offers a surface finish better than that which can be achieved on the ceramic itself (in an as-fired condition) without polishing. The glaze fills in the pores of the surface and can be used with a relatively inexpensive non-smooth substrate of purity lower than, for example, 99.5 percent Al₂O₃. Presently, however, the commercial availability of glazed ceramics is very limited, and glazes with low softening temperatures appear to be the rule. This type of composite is attractive, however, and various glazes will probably be evaluated in this program. The possibility of utilizing other types of composite substrate will also be evaluated as the work progresses.

2.2.2 Contacts with Potential Substrate Suppliers

Prior to the start of this contract, telephone contacts were made with four potential suppliers of substrates for this program: 3M Company, Corning Glass Works, Coors Porcelain Company, and Owens-Illinois, Inc. Their initial responses led to receipt of samples of a number of commercially available and research-type candidate materials: from 3M Company, Laurens, SC--ASM701 (cordierite), ASM475 (zircon), ASM743 (a glazed Al₂O₃), ASM805 (sintered Al₂O₃); from Corning Glass Works, Corning, NY--Codes 1723, 0221, 7059, and 0317 glasses; from Coors Porcelain Company, Golden, CO--large-grained Al₂O₃; and from Owens-Illinois, Inc., Toledo, OH--a special high-temperature glass.
Samples of most of the above substrates were used early in the contract program in exploratory Si CVD experiments using SiH₄ as the source of Si and either H₂ or He as the carrier gas. These experiments were designed to prepare composites for use in discussions during a visit to these and other potential substrate suppliers during the first month of the program.

A contract-sponsored trip to seven different potential suppliers was completed early in the quarter. In addition to the above-listed companies, visits were made to Materials Research Corporation (MRC), Orangeburg, NY; W. R. Grace and Co., Columbia, MD; and Pemco-Glidden-Durkee, Baltimore, MD.

Subsequent to that trip, new discussions were held with Chicago Vitreous Corporation, Cicero, IL, a manufacturer of glazes for metals; Atomics International, a division of Rockwell, developer of a high-temperature glass deposited on various metal components for use in nuclear reactor applications; Kyocera, a ceramic manufacturer based in Japan; Magneco, a small-business ceramic manufacturer in Addison, IL; and Union Carbide Corporation, Carbon Division, Parma, OH, producer of highly-oriented crystalline carbon substrates.

Several of these manufacturers have indicated a strong interest in attempting to prepare and supply samples of non-standard glasses, glass-ceramics, ceramics, and glazes for exploratory use in this program. Some indicated the effort could probably not continue throughout the contract period without some specific financial support, from the contract or otherwise. Only W. R. Grace and Co. and Magneco will not be supplying experimental samples of substrate materials for evaluation during the early phases of this program.

Four of the other suppliers of substrate materials - Corning, 3M, Kyocera, and MRC - visited the Rockwell Electronics Research Division during February to discuss details of the substrate requirements. Specially prepared samples of Corning Code 1723 glass were delivered by the Corning personnel at that time, for experimental use on the contract.

Table 2-2 lists all of the substrate materials samples of which have been received from various vendors to date. Approximately half of the materials listed were received during the month of March. Results of characterization of many of these will be reported in the next quarterly report.

2.2.3 Preliminary Evaluation of Candidate Materials

Before a potential new substrate material is used for Si growth, the following characteristics, determined on representative samples, are established: physical appearance (unaided eye); thickness; surface roughness; general appearance at 100X and/or 450X magnification; and (optional) structural properties determined by such procedures as x-ray, reflection electron diffraction (RED), and SEM examination of the surface, when advisable.

Substrates of interest are then subjected to exploratory Si CVD growth in both H₂ and He atmospheres at temperatures consistent with the reported properties of the material. For example, for free-standing glasses temperatures below the softening point are used; for glazes on ceramics, higher than softening temperatures
<table>
<thead>
<tr>
<th>SUBSTRATE IDENTIFICATION</th>
<th>MATERIAL/TYP</th>
<th>THERMAL EXPANSION COEFF (TEMP RANGE) (10^-6 PER DEG C)</th>
<th>SURFACE ROUGHNESS OR FINISH</th>
<th>THICKNESS (INCHES)</th>
<th>NOMINAL PURITY (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Corning 0221*</td>
<td>Lime Borsilicate</td>
<td>7.4 (0–300°C)</td>
<td></td>
<td>0.010</td>
<td></td>
</tr>
<tr>
<td>G0317*</td>
<td></td>
<td>8.7 (0–300°C)</td>
<td></td>
<td>0.060</td>
<td></td>
</tr>
<tr>
<td>1723*</td>
<td></td>
<td>5.4 (25–670°C)</td>
<td>&lt; 0.5 Microninch</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7059*</td>
<td></td>
<td>4.6 (0–300°C)</td>
<td>Mechanically Polished;</td>
<td>0.030, 0.050</td>
<td></td>
</tr>
<tr>
<td>Owens-Illinois* GS-186</td>
<td>Proprietary High-</td>
<td>4.7 (0–300°C)</td>
<td>Prob &lt; 1 Microninch</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>temperature Glass</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GS 210</td>
<td>3.8 (0–300°C)</td>
<td></td>
<td>0.030, 0.040</td>
<td></td>
</tr>
<tr>
<td></td>
<td>GS 211</td>
<td>3.6 (0–300°C)</td>
<td></td>
<td>0.040</td>
<td></td>
</tr>
<tr>
<td></td>
<td>GS 213</td>
<td>2.6 (0–300°C)</td>
<td></td>
<td>0.042</td>
<td></td>
</tr>
<tr>
<td>Coors ADS 96F</td>
<td>Alumina</td>
<td>8.1 (25–1000°C)</td>
<td>As Fired</td>
<td>0.025</td>
<td>96.0</td>
</tr>
<tr>
<td>ADS 995</td>
<td>Alumina</td>
<td>7.7 (25–1000°C)</td>
<td></td>
<td>0.027</td>
<td>99.5</td>
</tr>
<tr>
<td></td>
<td>Alumina</td>
<td>-7.3 (25–800°C)</td>
<td></td>
<td>0.040</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0.040</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0.042</td>
<td></td>
</tr>
<tr>
<td>Coors ADS 96F</td>
<td>Alumina</td>
<td>8.1 (25–1000°C)</td>
<td>As Fired</td>
<td>0.025</td>
<td>96.0</td>
</tr>
<tr>
<td>ADS 995</td>
<td>Alumina</td>
<td>7.7 (25–1000°C)</td>
<td></td>
<td>0.027</td>
<td>99.5</td>
</tr>
<tr>
<td></td>
<td>Alumina</td>
<td>-7.3 (25–800°C)</td>
<td></td>
<td>0.040</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0.040</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0.042</td>
<td></td>
</tr>
<tr>
<td>MRC Superstrate</td>
<td>Alumina</td>
<td>8.3 (25–1200°C)</td>
<td></td>
<td>0.038</td>
<td>99.9</td>
</tr>
<tr>
<td>Kyocera F1330</td>
<td>Forsterite</td>
<td>10.5 (40–400°C)</td>
<td></td>
<td>0.038</td>
<td>99.6</td>
</tr>
<tr>
<td>Union Carbide</td>
<td>Graphite</td>
<td>2.8(c) (300–1100°C)</td>
<td></td>
<td>0.038</td>
<td></td>
</tr>
<tr>
<td>Pemco-Gidden-Pyrosilic</td>
<td>Lithium Alumino-</td>
<td>-3</td>
<td></td>
<td>0.008 – 0.010</td>
<td></td>
</tr>
<tr>
<td>Durkee P2P10</td>
<td>Alumina</td>
<td>8.7 (25–900°C)</td>
<td></td>
<td>0.005 – 0.006</td>
<td></td>
</tr>
<tr>
<td>P3T235</td>
<td>Glaze on Cordierite</td>
<td>5.5</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3M ASM475</td>
<td>Zircon (ZrO2)</td>
<td>4.9 (25–900°C)</td>
<td>2.5µm (CLA)**</td>
<td>0.125</td>
<td></td>
</tr>
<tr>
<td>ASM614</td>
<td>Alumina</td>
<td>7.9 (25–900°C)</td>
<td></td>
<td>0.025, 0.031,</td>
<td>96.0</td>
</tr>
<tr>
<td>ASM614 W/743 Glaze*</td>
<td>Lead Borsilicate</td>
<td>6.5 (40–540°C)</td>
<td>&lt; 1 Microninch</td>
<td>0.035, 0.043</td>
<td></td>
</tr>
<tr>
<td>ASM701*</td>
<td>Alumina</td>
<td>3.7 (25–900°C)</td>
<td>-4.5µm (CLA)**</td>
<td>0.125</td>
<td></td>
</tr>
<tr>
<td>ASM7772</td>
<td>Alumina</td>
<td>7.7 (25–900°C)</td>
<td></td>
<td>0.010, 0.040,</td>
<td>99.5</td>
</tr>
<tr>
<td>ASM820F*</td>
<td>Alumina</td>
<td>7.7 (25–900°C)</td>
<td></td>
<td>0.043</td>
<td></td>
</tr>
<tr>
<td>ASM838</td>
<td>Alumina</td>
<td>7.7 (25–900°C)</td>
<td></td>
<td>0.025</td>
<td>99.9</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0.005, 0.028</td>
<td>99.5</td>
</tr>
</tbody>
</table>

* Some samples of these materials were received prior to start of contract
**CLA = average line average
may also be used; for the high-temperature stable ceramics, temperatures up to about 1200°C can be considered, depending upon the properties of the Si-containing compounds in the carrier gas atmosphere.

A thick (≥20μm) Si film usually is grown on the substrate, in the presence of a small wafer of sapphire; the latter helps in monitoring the test substrate material stability in the carrier gas and growth atmosphere, as revealed by any obvious contamination pattern in the Si growth on at least the part of the sapphire nearest the substrate. The thick Si film also helps to determine if the difference in TEC between the Si and the substrate leads to detectable bowing of the composite due to the differential stresses developed upon cooling to room temperature. Examples of obvious contamination and bowing observed in early studies of Si growth on glasses in He atmospheres are shown in Figures 2-4 and 2-5, respectively.

The Si film also helps reveal certain nonuniformities found in some of the substrates tested, as was evidenced by Si CVD growth on cordierite (Figure 2-6) and on large-grained alumina (Figure 2-7). Incompatibility of the Si with a glaze may also manifest itself in wrinkling of the film-glaze composite after growth, as shown in Figure 2-8. The film was nominally 14μm thick in the latter case.

To date both Corning Code 7059 and Corning Code 1723 have been screened for suitability for this program. Both materials were found to be inadequate for the growth of acceptable quality Si by CVD. The bowing of the Code 7059 glass when Si was deposited on it in He at 700°C was too great for it to be a useful substrate for solar cell fabrication (see Figure 2-5). The Code 1723 glass also failed to meet

Figure 2-4. Evidence of Contamination of CVD Si Film Growth on Sapphire (Large Wafer) Caused by Nearby Glazed Alumina Substrate (Lead Borosilicate on ASM614) During Deposition in He at 8270°C
Figure 2-5. Edge View Showing Bowing of Composite of CVD Si on Code 7059 Glass After Deposition in He at 700°C. Si Film on Upper (Concave) Surface

Figure 2-6. Nonuniformity in ASM701 (Cordierite) Substrate Revealed by Si CVD Film Growth in He on 3.5-cm-dia Substrate
Figure 2-7. Nonuniformities in Large-Grain Alumina "Tape Product" (Coors), Emphasized by Si CVD Growth, a) Films on 12x12 mm Substrates, b) Photomicrograph Showing Detail of Irregular Grains
requirements, mainly due to its thermal instability and/or reactivity with the Si film, even at a temperature as low as 620°C in a He atmosphere. A number of other glasses which were prepared by various vendors specifically for this program have been recently received, and results obtained with them will be given in the next quarterly report.

Preliminary evaluation was also made of a typical alumina substrate (ASM805 from 3M). Si grown by CVD on this material and on sapphire at 1025°C produced single-crystal growth on the sapphire and a film having reflective sheen on the alumina. No obvious form of impurity contamination in the film on the sapphire was in evidence. Based on these preliminary results and the present availability of this and similar substrate materials received from MRC and Coors, the aluminas were selected for some of the first studies of CVD parameters in the work of Task 3.

Characteristics of three polycrystalline aluminas from these manufacturers, some of which were given in Table 2-2, are compared in Table 2-3. Details of the Si growth studies on these substrates are reported in Section 2.3.

Examination of representative samples of these alumina substrates by x-ray diffraction and SEM techniques, described further in Section 2.5, produced some interesting results. Comparison of the principal low-index diffraction line intensities obtained with Cu K-alpha radiation (at 50 Kv and 20 ma) for these samples (all of which consist of corundum, or polycrystalline α-alumina, which is trigonal with
lattice parameters of $a_0 = 4.758 \, \text{Å}$ and $c_0 = 12.91 \, \text{Å}$) with the assumption for a standard random-oriented polycrystalline sample indicated some preferred orientation is present in all three. Specifically, the ADS995 (Coors) shows the strongest preferred orientation, with a tendency for $\{10\overline{1}4\}$ and $\{11\overline{2}6\}$ planes to align parallel to the surface. The ASM805 (3M) also exhibits both $\{10\overline{1}4\}$ and $\{11\overline{2}6\}$ preferential orientation. The MRC Superstrate appears to be the most randomly oriented of the three, although it also has some tendency for $\{11\overline{2}6\}$ planes to be parallel to the surface.

Table 2-3. Representative Properties of Polycrystalline Alumina Ceramics from Three Manufacturers

<table>
<thead>
<tr>
<th></th>
<th>ASM805 (3M)</th>
<th>SUPERSTRATE (MRC)</th>
<th>ADS995 (Coors)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Surface Finish (as-fired) (Microinch, CLA*)</td>
<td>1.0–2.0</td>
<td>4–5 max</td>
<td>8–10</td>
</tr>
<tr>
<td>Surface Crystal Size (µm)</td>
<td>&lt;1.0</td>
<td>1.5</td>
<td>1–10 (2 ave)</td>
</tr>
<tr>
<td>Purity in $\text{Al}_2\text{O}_3$</td>
<td>99.9</td>
<td>99.6</td>
<td>99.5</td>
</tr>
<tr>
<td>Camber** (inches per inch)</td>
<td>0.003–0.004</td>
<td>0.003 (max)</td>
<td>~0.002–0.003</td>
</tr>
</tbody>
</table>

*CLA = Center line average
**Measure of surface curvature of wafer, expressed as amount by which minimum separation of parallel plates through which wafer can pass under its own weight exceeds the nominal thickness, per unit length

The SEM was utilized to good advantage to examine samples of these same three aluminas. In addition, it had been observed earlier that the ASM805 substrates exhibited a difference in surface smoothness on opposite sides visible to the unaided eye upon careful examination. This difference was readily brought out by surface profilometer traces made on the two sides, using a Sloan Dektak. The SEM photographs in Figure 2-9 demonstrate the difference quite clearly, with the rough side shown in Figure 2-9a and the smooth side in Figure 2-9b.

All three alumina substrates were microscopically rough, with three-dimensional surface features up to ~3 µm in height. Figures 2-10a and 2-10b show the MRC Superstrate and the ADS995 (Coors) surfaces, respectively, at approximately the same magnification and the same viewing angle (45 deg) as the photographs of Figure 2-9. The surface morphology is seen to be similar for the four surfaces, but the surface grain size is not. Table 2-4 lists the average size of the surface grains for the three aluminas, as determined from direct measurements on the SEM photographs.

Included in the table is the average surface grain dimension for a separate sample of ASM805 that had been re-fired by the manufacturer (3M) beyond the normal commercial processing. This material is of special interest because of the much larger apparent grain size, which is shown in the SEM photograph of Figure 2-11.
Figure 2-9. Surface Morphology of ASM805 Fired Alumina Substrate (3M Co.)
(a) Rough Side, b) Smooth Side
Figure 2-10. Surface Morphology of Fired Alumina Substrates
a) MRC Superstrate, b) ADS995 (Coors)
Figure 2-11. Surface Morphology of ASM805 Alumina Substrate Refired by Manufacturer (3M Co.,) to Produce Grain Enlargement
Table 2-4. Apparent Surface Grain Size of Several Polycrystalline Alumina Substrates as Measured in SEM

<table>
<thead>
<tr>
<th>Substrate Material (Manufacturer)</th>
<th>Average Surface Grain Size (µm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASM805 smooth (3M)</td>
<td>0.4</td>
</tr>
<tr>
<td>ASM805 rough (3M)</td>
<td>0.5</td>
</tr>
<tr>
<td>Superstrate (MRC)</td>
<td>1.0</td>
</tr>
<tr>
<td>ADS995 (Coors)</td>
<td>1.1</td>
</tr>
<tr>
<td>ASM805 refired (3M)</td>
<td>12.5</td>
</tr>
</tbody>
</table>

Not only is the apparent grain size quite different but also the entire surface morphology is changed. Si deposition experiments with this substrate material are planned but have not yet been carried out.

2.2.4 Attempts to Produce Improved Substrate Surfaces

Because of the relatively rough surfaces produced on the fired alumina and other ceramic materials that have been obtained from various manufacturers, several groups of substrates selected from the materials listed in Table 2-2 are being mechanically lapped and polished. The materials included in these groups are the aluminas ASM805 (3M), Superstrate (MRC), and Vistal (Coors), the latter a material that has been subjected to a number of consecutive firings in order to increase the average grain size.

The purpose of this procedure is to generate smooth surfaces on these substrates and yet retain whatever benefits to the Si sheet nucleation and growth process that accrue from the relatively large crystal grains intersecting the mechanically generated surfaces. It is intended that several substrate samples will be extracted from the group at one or more intermediate steps in the lapping/polishing process and be used for Si CVD experiments. This will permit determination of some reasonable balance between the increased cost of preparing substrates by this additional processing step and the expected improvement in the surface characteristics (and perhaps the internal structure) of the resulting polycrystalline Si films.

One group of Vistal (Coors) substrates, including several samples of each of four different firing histories, has been lapped for 10 hours with a slurry of 5 µm SiC particles to produce a flat fine-lapped finish. The four photomicrographs of Figure 2-12, all at the same magnification, show the lapped surface of one of each of the four substrate groups. The prominent irregular crevices intersecting the lapped surfaces on the four samples clearly show the apparent grain growth that has resulted from the consecutive firings, even without any chemical etching. The sample in Figure 2-12a has experienced only a single firing, while those shown in Figures 2-12b, c, and d have been given one, two, and three additional firings, respectively, each at >1800°C for 6 hours. Other samples of the four groups will be fine-polished before use in Si CVD experiments, but the samples shown in the figure will be used in the lapped condition for exploratory deposition experiments in the near future.
Figure 2-12. Surfaces of 4 Vial (Coors) Polycrystalline Alumina Substrates after Successive Firings above 1800°C for 6 Hours.

a) One, b) Two, c) Three, d) Four Firings.
Results obtained on these specially-prepared ceramic substrates will be discussed in the next quarterly report.

2.3 TASK 3. EXPERIMENTAL INVESTIGATION OF SI CVD PROCESS PARAMETERS

Early in the program orders were placed for Si compounds (SiCl₄, SiHCl₃, SiH₄, SiH₂C₂) and other materials and supplies (gas regulators, Ti-Kote carbon pedestals, He gas, source containers, B₂H₆ in He and PH₃ in He for use as dopant compounds) required for this task. Only SiHCl₃ and SiCl₄ in their source containers have not yet been received, but their use is not contemplated until near the end of the second quarter or beginning of the third quarter of this program.

As noted in Section 2-2, Si deposition experiments performed in the period prior to the contract start date indicated that some of the substrates received from various glass and ceramic manufacturers were reactive in a H₂ atmosphere at the high growth temperatures used — up to 950°C for a special high-temperature glass supplied by Owens-Illinois and ~850°C for a glazed alumina (ASM743) obtained from 3M. Major contamination was in evidence in films grown on companion pieces of single-crystal sapphire used as control wafers.

Therefore, the use of an inert carrier gas such as He was deemed necessary for studying Si growth phenomena on substrate materials reactive to H₂. This required carrying out some additional baseline experiments in the vertical reactor system to determine certain characteristics that might differ from those typical of the Si CVD process utilizing H₂ as the carrier gas.

2.3.1 Effect of Carrier Gas Flow Rate on Pedestal Temperature

The horizontal pedestal used in the CVD reactor system is heated by coupling of the rf field of an external coil (see Figures 2-1 and 2-13). The resulting temperature of the surface of this SiC-covered carbon susceptor (pedestal) is non-uniform, the areas near the periphery being hotter than the central region. The differential is greater at high temperatures (e.g., 1025°C) than at the lower end of the region of interest for this work (~600°C), and the average temperature of the pedestal for a given amount of rf power input is affected by the total gas flow rate used.

Some experiments were carried out early in the quarter to establish the magnitude of the effect, for both H₂ and He carrier gases. The temperature of the pedestal in the reactor chamber is measured by means of an infrared radiation thermometer mounted near the chamber, in the arrangement shown schematically in Figure 2-13. Use of the radiation thermometer in position A permits measuring the temperature at any location on the pedestal surface. Corrections for the emittance of the pedestal surface and for losses associated with viewing the hot surface through the fused quartz wall of the reactor chamber are determined experimentally. Normally, during a Si CVD experiment, the pedestal temperature is monitored by viewing the vertical cylindrical surface of the rotating pedestal through one of the spaces between turns of the rf coil (position B in Figure 2-13). The corresponding temperature of the top surface of the pedestal is related to this value by a correction known from previous experimental determinations of corresponding temperatures at both locations.

To measure the effect of gas flow rate on pedestal surface temperatures the observed temperatures were recorded for three different positions on the pedestal and at three different carrier gas flow rates in three different temperature regions,
without any Si compound in the chamber and thus no deposition. These temperatures were chosen to be consistent with growth at low temperatures on glasses below their strain points, growth on available glasses just below or near their softening points, and growth on other materials stable at ~1025°C. This is the temperature where auto-doping from a sapphire substrate, and presumably from polycrystalline aluminas, is still minimal and insufficient to change the observed electrical properties of a single-crystal Si film.

In each temperature region the rf power input to the pedestal was not changed during the observations at the three flow rates; therefore, the differences in temperature at a given location on the pedestal were caused solely by the changes in gas flow rate.

Results of these measurements in terms of observed temperatures are given in Table 2-5 for both H₂ and He carrier gases, for the 5-cm-diameter pedestal now used in the vertical reactor chamber (I.D. ~57mm). Inspection of the data for either gas for any one of the three locations on the pedestal shows the expected effect of reduced temperature (i.e., increased cooling of the pedestal) as the total gas flow rate increases. Generally, the magnitude of this cooling effect is similar for the two gases at a given location on the pedestal.

For a given gas flow rate an indication of the temperature profile on the pedestal surface can be obtained from an inspection of the three temperatures Tₛ, Tₕ, and Tₑ in the low-, mid-, and high-temperature regions. This temperature distribution is a consequence of the combined effects of the non-uniform heating of the pedestal/susceptor by the rf field and the several processes of heat transfer away from the
Table 2-5. Observed Temperatures at Three Locations on SiC-Coated Carbon Pedestal (5 cm dia) for H₂ and He Carrier Gases

| Carrier Gas Flow Rate (fpm) | H₂ Carrier Gas | | | | | He Carrier Gas | | | |
|-----------------------------|----------------|-----------------|-----------------|----------------|----------------|----------------|----------------|-----------------|-----------------|-----------------|
|                             | Observed Pedestal Temperatures (°C) | (°C) | Observed Pedestal Temperatures (°C) | (°C) | Observed Pedestal Temperatures (°C) | (°C) | Observed Pedestal Temperatures (°C) | (°C) | Observed Pedestal Temperatures (°C) | (°C) |
|                             | Tₚ | Tₜ | Tᶜ | (Tₚ-Tᶜ) | Tᶜ | Tₚ | Tₜ | (Tₚ-Tᶜ) | Tᶜ | Tₚ | Tₜ | (Tₚ-Tᶜ) |
| 4                            | 590 | 586 | 580 | 10 | 6 | 590 | 590 | 583 | 7 | 7 |
| 920                          | 911 | 893 | 27 | 18 | 874 | 877 | 857 | 17 | 20 |
| 1030                         | 1019 | 987 | 43 | 32 | 1053 | 1042 | 1008 | 45 | 34 |
| 6                            | 566(?) | 573 | 568 | 2 | 5 | 571 | 571 | 563 | 8 | 8 |
| 911                          | 899 | 879 | 33 | 20 | 872 | 870 | 850 | 22 | 20 |
| 1024                         | 1012 | 980 | 44 | 32 | 1026 | 1039 | 1002 | 24 | 37 |
| 8                            | 548 | 549 | 542 | 6 | 7 | 555 | 551 | 544 | 11 | 7 |
| 857(?)                       | 874 | 854 | 3 | 20 | 854 | 862 | 835 | 19 | 27 |
| 1012                         | 1002 | 965 | 47 | 37 | 1018 | 1028 | 985 | 33 | 43 |

*Measured on vertical cylindrical surface or "side" of pedestal

**Measured on top pedestal surface at distance d = \( \frac{3}{4} \) r from center, where r is radius

†Measured at center of top surface of pedestal
pedestal, including heat conduction by the carrier gas moving past the pedestal surfaces.

The temperature difference between the center of the pedestal surface and points approximately three-fourths of the distance from the center to the edge of the top surface is given by the quantity \( T_t - T_c \) in Table 2-5. This difference is shown in Figure 2-14 as a function of the observed temperature \( T_o \) at the center of the pedestal surface, for the three gas flow rates used and for both gases. The results clearly illustrate that the temperature distribution on the pedestal surface depends strongly on the magnitude of the pedestal temperature but is relatively independent of the carrier gas and the gas flow rate.

The difference between the temperature at the center of the pedestal surface—where most substrates are placed for Si CVD experiments—and that observed on the cylindrical side of the pedestal (with the infrared thermometer in position B in Figure 2-13) follows a similar dependence on pedestal temperature. This can be verified by inspection of the values for \( T_s - T_c \) in Table 2-5. The difference is such that the temperature in the center of the pedestal surface is 8-10 deg C below that of the cylindrical side surface in the low temperature region, about 25 deg C below it in the mid-range, and 40 to 45 deg C below in the high-temperature region. Except where specifically noted, deposition temperatures given in this report are those observed on the side cylindrical surface of the pedestal.

2.3.2 Effect of He Flow Rate on Si Film Thickness Uniformity

Experiments were undertaken to determine a preferred total flow rate of He carrier gas which would lead to acceptable Si film thickness uniformity across the 5-cm diameter SiC-covered carbon pedestal, over a temperature range of 600-1025°C. Total He gas flows of 4, 6, and 8 lpm were used with pedestal temperatures of about 600, 850, and 1025°C, with SiH₄ flows of 25 and/or 50 ccpm. The results are shown in Table 2-6.

Thickness uniformity appeared to be best for 6 lpm at ~850 and ~1025°C and slightly better for 8 lpm at ~600°C. However, a considerable variation in growth rate (as much as ~50 percent) was found across the 38-mm diameter single-crystal sapphire substrates used for the experiments, particularly at ~1025°C. Additional experiments must be carried out to obtain better thickness control in a He atmosphere. Until these experiments are performed, a He flow rate of 6 lpm will be used in growth studies employing the present reactor design, and substrates to be evaluated will be placed at or near the center of the pedestal.
Figure 2-14. Observed Temperature Difference ($T_t - T_c$) on Top of rf-Heated Pedestal for $H_2$ and He Carrier Gases at Three Different Flow Rates
Table 2-6. Si Film Thickness Uniformity Obtained with He as Carrier Gas
(Single-Crystal (0112) Al₂O₃ Substrates)

<table>
<thead>
<tr>
<th>He Flow Rate (fpm)</th>
<th>Observed Temp (°C)†</th>
<th>SiH₄* Flow Rate (ccpm)</th>
<th>Deposition Time (min)</th>
<th>Film Thickness (μm)</th>
<th>Growth Rate at Center (μm/min)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Center</td>
<td>Near Edge*</td>
</tr>
<tr>
<td>4</td>
<td>602</td>
<td>25</td>
<td>10</td>
<td>0.30</td>
<td>0.60; 0.55; 0.45; 0.40</td>
</tr>
<tr>
<td>6</td>
<td>610</td>
<td>25</td>
<td>30</td>
<td>3.2</td>
<td>3.8; 4.1; 4.1; 3.9</td>
</tr>
<tr>
<td>8</td>
<td>596</td>
<td>25</td>
<td>30</td>
<td>2.1</td>
<td>2.6; 2.0; 2.6; 2.4</td>
</tr>
<tr>
<td>4</td>
<td>850</td>
<td>25</td>
<td>6</td>
<td>8.8</td>
<td>4.9; 4.6; 6.6; 6.6</td>
</tr>
<tr>
<td>6</td>
<td>850</td>
<td>25</td>
<td>3</td>
<td>6.6</td>
<td>4.8; 5.2; 4.8; 5.1</td>
</tr>
<tr>
<td>8</td>
<td>853</td>
<td>25</td>
<td>3</td>
<td>7.4</td>
<td>6.2; 5.9; 5.9; 5.4</td>
</tr>
<tr>
<td>4</td>
<td>1025</td>
<td>25</td>
<td>6</td>
<td>1.6</td>
<td>0.7; 0.8; 0.9; 0.9</td>
</tr>
<tr>
<td>6</td>
<td>1025</td>
<td>50</td>
<td>10</td>
<td>16.</td>
<td>11.0</td>
</tr>
<tr>
<td>8</td>
<td>1025</td>
<td>50</td>
<td>5</td>
<td>20.</td>
<td>7; 10; 10; 10</td>
</tr>
</tbody>
</table>

*These values obtained at 90° intervals near substrate surface periphery

†Temperature observed on side surface of pedestal

*SiH₄ tank no. EN
2.3.3 Effect of H₂ Flow Rate on Si Film Thickness Uniformity

Studies similar to the above were performed with H₂ as the carrier gas, using a SiH₄ flow rate two-fifths as great as was used in the He experiments. The resulting data are recorded in Table 2-7. Thickness uniformity was better than 10 percent across the pedestal for all gas flow conditions. A flow rate of 4 lpm was chosen for use in further growth rate studies when H₂ was used as the carrier gas.

2.3.4 Si Growth Rate as a Function of Temperature

The experiments described in Sections 2.3.2 and 2.3.3 determined the best total carrier gas flow rates from the set 4, 6, and 8 lpm which led to the most uniform film thickness in both H₂ and He over the temperature range 600-1050°C. Using 4 lpm for H₂ and 6 lpm for He, baseline growth rate determinations were made, with (0112) single-crystal sapphire as the substrate and a constant flow rate of SiH₄ (25 ccpm).

For these experiments, a new 1000-gm tank of SiH₄ from 3H Corporation was used. The SiH₄ is reportedly H₂-free (less than 10 ppm); this is important in order to minimize reaction with those substrates reactive with H₂. The only H₂ present when a He or inert atmosphere is used, therefore, will be that generated by SiH₄ decomposition.

The results of these experiments are summarized in Table 2-8 for H₂ as the carrier gas and Table 2-9 for He. The data are also shown in a plot of growth rate vs reciprocal absolute temperature in Figure 2-15. The temperatures used in plotting the data in these curves are corrected temperatures, representing the temperatures of the pedestal surface in regions adjoining the substrates on which Si deposition occurred. Consequently, a determination of activation energies associated with the process of Si layer growth by SiH₄ pyrolysis in H₂ and in He carrier gas atmospheres can be made.

It is clear that different mechanisms are operative in the deposition of Si by SiH₄ pyrolysis in the presence of H₂ and of He. In H₂, a rapid increase in growth rate with increasing temperature occurs for temperatures below about 900°C; above that, the rate still increases with temperature but much less rapidly. The activation energies characterizing the two regions are 1.8 and 0.14 eV, respectively. These results are similar to those reported by other investigators (Refs 4, 5), who report a surface-controlled reaction for Si growth from SiH₄ below 900°C and a mass-transfer-controlled reaction in the temperature range 900-1050°C.

In He, the Si growth rate increase is also rapid at low temperatures (activation energy 1.8 eV), but at about 850°C the growth rate passes through a maximum and then decreases for further increases in the deposition temperature up to at least 1050°C, the highest temperature used to date for these experiments. This maximum in the growth rate at ~850°C may be controlled by appreciable decomposition of SiH₄, caused by radiation, a finite distance away from the hot pedestal, with the formation of silicon hydride polymers (SiH₂)ₓ which do not efficiently reach the hot pedestal for pyrolysis to form Si. Si formation from (SiH₂)ₓ is, however, catalyzed by the presence of H₂ (Ref 6).
<table>
<thead>
<tr>
<th>$\text{H}_2$ Flow Rate (fpm)</th>
<th>Observed Temp $^\dagger$ ($^\circ$C)</th>
<th>SiH$_4$$^\ddagger$ Flow Rate (ccpm)</th>
<th>Deposition Time (min)</th>
<th>Film Thickness ($\mu$m)</th>
<th>Growth Rate at Center ($\mu$m/min)</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>605</td>
<td>10</td>
<td>160</td>
<td>3.5</td>
<td>3.7; 3.7; 3.4; 3.9</td>
</tr>
<tr>
<td>6</td>
<td>605</td>
<td>10</td>
<td>60</td>
<td>0.15</td>
<td>0.10</td>
</tr>
<tr>
<td>4</td>
<td>860</td>
<td>10</td>
<td>5</td>
<td>2.6</td>
<td>2.8; 2.8; 2.5; 2.8</td>
</tr>
<tr>
<td>6</td>
<td>858</td>
<td>10</td>
<td>3</td>
<td>0.80</td>
<td>0.95</td>
</tr>
<tr>
<td>8</td>
<td>855</td>
<td>10</td>
<td>15</td>
<td>3.4</td>
<td>3.4; 3.7</td>
</tr>
<tr>
<td>4</td>
<td>1025</td>
<td>10</td>
<td>1.5</td>
<td>2.0</td>
<td>2.5; 2.7; 2.7</td>
</tr>
<tr>
<td>6</td>
<td>1028</td>
<td>10</td>
<td>3</td>
<td>1.4</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>1030</td>
<td>10</td>
<td>3</td>
<td>1.7</td>
<td></td>
</tr>
</tbody>
</table>

$^\dagger$ These values obtained at $90^\circ$ intervals near substrate surface periphery

$^\ddagger$ Temperature observed on side surface of pedestal

$^\ddagger$ SiH$_4$ tank no. ER.
Table 2-8. CVD Si Growth Rate Data for Pyrolysis of SiH₄ in H₂ Using (0112) Sapphire Substrates*

<table>
<thead>
<tr>
<th>Observed Temp (°C)</th>
<th>Corrected Temp (°C)</th>
<th>Film Thickness (Center of Pedestal) (µm)</th>
<th>Deposition Time (min)</th>
<th>Ave. Growth Rate (µm/min)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1106</td>
<td>1051</td>
<td>3.7</td>
<td>1.0</td>
<td>3.7</td>
</tr>
<tr>
<td>1000</td>
<td>952</td>
<td>2.5</td>
<td>0.75</td>
<td>3.3</td>
</tr>
<tr>
<td>952</td>
<td>917</td>
<td>2.7</td>
<td>1.0</td>
<td>2.7</td>
</tr>
<tr>
<td>900</td>
<td>865</td>
<td>1.7</td>
<td>1.0</td>
<td>1.7</td>
</tr>
<tr>
<td>850</td>
<td>829</td>
<td>1.8</td>
<td>2.0</td>
<td>0.89</td>
</tr>
<tr>
<td>750</td>
<td>735</td>
<td>4.5</td>
<td>10.0</td>
<td>0.45</td>
</tr>
<tr>
<td>652</td>
<td>641</td>
<td>0.55</td>
<td>6.0</td>
<td>0.01</td>
</tr>
</tbody>
</table>

*H₂ flow rate of 4 sccm; SiH₄ flow rate 25 cccpm (tank No. ER)
**Temperatures measured on side surface of pedestal
†Temperatures corrected to values for center of top surface of pedestal

Table 2-9. CVD Si Growth Rate Data for Pyrolysis of SiH₄ in He Using (0112) Sapphire Substrates*

<table>
<thead>
<tr>
<th>Observed Temp (°C)</th>
<th>Corrected Temp (°C)</th>
<th>Film Thickness (Center of Pedestal) (µm)</th>
<th>Deposition Time (min)</th>
<th>Ave. Growth Rate (µm/min)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1106</td>
<td>1051</td>
<td>2.9</td>
<td>4.0</td>
<td>0.72</td>
</tr>
<tr>
<td>995</td>
<td>948</td>
<td>5.8</td>
<td>5.0</td>
<td>1.2</td>
</tr>
<tr>
<td>952</td>
<td>917</td>
<td>4.0</td>
<td>2.0</td>
<td>2.0</td>
</tr>
<tr>
<td>897</td>
<td>872</td>
<td>6.5</td>
<td>3.0</td>
<td>2.2</td>
</tr>
<tr>
<td>850</td>
<td>825</td>
<td>3.6</td>
<td>1.5</td>
<td>2.4</td>
</tr>
<tr>
<td>807</td>
<td>789</td>
<td>2.4</td>
<td>1.5</td>
<td>1.6</td>
</tr>
<tr>
<td>704</td>
<td>691</td>
<td>1.6</td>
<td>10.0</td>
<td>0.45</td>
</tr>
</tbody>
</table>

*He flow rate 6 sccm; SiH₄ flow rate 25 cccpm (tank No. ER)
**Temperatures measured on side surface of pedestal
†Temperatures corrected to values for center of top surface of pedestal
The differences in growth rate in H₂ and He below 850°C may be due to differences in flow characteristics in the reactor; on the other hand, the somewhat lower growth rate in H₂ in this range may be caused by H₂ adsorption on the substrate surface, thereby hindering SiH₄ adsorption and pyrolysis to Si. Previous studies at Rockwell have demonstrated an increase in Si growth rate at 1025°C when additions of H₂ were made to SiH₄-He mixtures (Ref. 7). It would be interesting to determine if He additions to H₂ at ~800-850°C lead to an increase in Si growth rates in that temperature range.

2.3.5 Si CVD on Selected Substrates

Some experiments to investigate the effects of various CVD process parameters --including the properties of the substrate--on the characteristics of the resulting films have been carried out. Three types of substrate have been used--single-crystal sapphire, for baseline reference data; glass; and polycrystalline fired alumina.

2.3.5.1 Si CVD on Glasses

Initial deposition experiments with Corning Code 7059 borosilicate glass (see Table 2-2) were done early in the quarter, prior to the visit to potential suppliers, and at that time deposition parameters were arbitrarily chosen. At a SiH₄ flow rate of 25 ccpm, a He flow of 6 țpm, and a temperature of 700°C, a highly reflective film of Si was grown for 25 min on this glass, but considerable bowing of the film-substrate composite in a concave-upward direction occurred, as was shown in Figure 2-5, indicative of appreciable tensile stress in the film.
However, the composite was observed to bow in the same direction during the
growth process, prior to cooling. Thus, other causes directly related to the physical
and/or chemical stability of the glass at temperatures around 700°C could be
involved.

A second similar experiment showed that the 7059 glass does not distort
detectably prior to Si film deposition at 700°C. No bowing was observed in He, for
example, at 600, 650, or 700°C after 30 minutes at each temperature, but concave-
upward bowing was obvious after only a few minutes of Si growth at 700°C. The
distortion therefore resulted from reaction of the glass surface with the SiH₄ or its
products of decomposition. This incompatibility may rule out Code 7059 glass as a
low cost substrate for Si growth by SiH₄ pyrolysis.

The Corning Code 1723 aluminosilicate material (see Table 2-2) which was
specially prepared in plate form (it is normally available only in blown-ware, tubing,
and rod form) was recently evaluated for its compatibility with Si grown from SiH₄
in both H₂ and He atmospheres. Si grown in a H₂ carrier at 850°C (-60 deg C below
the softening point) resulted in a film with "worm-like" structure, indicating probable
local melting or chemical reaction of the glass, and some obvious contamination of the
companion sapphire substrate. Bowing was in evidence in a convex-upward direction
following deposition, prior to cooling to room temperature, for the 17-µm-thick film
on the 750-µm-thick substrate, indicating the film was in compression.

At a growth temperature of 850°C in a He atmosphere, a Si film ~26 µm thick was
produced which consisted of a mixture of large and small grains; the Si film grown
simultaneously on sapphire gave evidence of having been contaminated by the neigh-
bring glass substrate.

Si growth in He at 650°C, which is just below the strain point of the glass (665°C),
produced a very reflective film on the glass, but the film grown simultaneously on the
sapphire monitor wafer peeled during handling, suggesting contamination of the Si and/or
sapphire by volatile products from the glass. At high magnification, bubbles of
various sizes were observed in the Si film and/or at the film-glass interface, by both
optical microscope and SEM examination (Figure 2-16). These results indicate that
this glass is also probably not satisfactory as a substrate for the growth of Si sheet
by SiH₄ pyrolysis.

2.3.5.2 Si CVD on Polycrystalline Alumina

Three companies have to date supplied alumina substrates having smooth surfaces
for evaluation for Si CVD growth in this program (Table 2-2). ASM805 from 3M,
ADS995 from Coors, and hybrid-grade Superstrate from MRC are all high-purity
(99.5-99.9 percent) fired polycrystalline aluminas, properties of which are listed in
Tables 2-2 and 2-3.

As indicated in Section 2.2.3, a preliminary evaluation of ASM805 was made
early in the program by depositing Si simultaneously on this material and on single-
crystal sapphire at -1025°C by SiH₄ pyrolysis in H₂. The evidence of some crystal
faceting in the film on the alumina and the lack of any indication of gross contamination
of the Sapphire or its epitaxial Si film by the adjacent alumina substrate suggested
further work with the fired alumina materials should be undertaken.
Figure 2-16. Bubbles Formed at Interface of CVD Si Film Grown on Corning Code 1723 Glass Substrate at \(-650^\circ\text{C}\) in He

The surface roughnesses specified by the manufacturers of the three aluminas listed above range from 0.05 \(\mu\text{m}\) for the smoother side of ASM805 to 0.5 \(\mu\text{m}\) for ADS995, expressed as an average peak-to-valley height difference (cf Table 2-3). SEM examination of the surfaces of these materials indicated some surface features as large as \(-3 \mu\text{m}\) in height and apparent average surface grain dimensions (in a directional parallel to the nominal surface plane) ranging from 0.4 \(\mu\text{m}\) for the smooth side of the ASM805 to \(-1.1 \mu\text{m}\) for ADS995 (Table 2-4).

Films of Si were grown simultaneously on substrates of these three materials. Temperatures of 1025 and \(-1100^\circ\text{C}\) and carrier gases of \(\text{H}_2\) and \(\text{He}\) were used, to permit a comparison of film structural properties for the several sets of conditions. In each case the film deposition process was preceded by a high-temperature (1250\(^\circ\text{C}\)) etch in \(\text{H}_2\). The high deposition temperatures were selected to enhance grain growth, with one of the temperatures low enough to minimize any autodoping tendency.

The results obtained in \(\text{H}_2\) and in \(\text{He}\) were quite different. Films \(-20 \mu\text{m}\) thick deposited in \(\text{H}_2\) were found to be considerably smoother and more uniform in appearance and in surface roughness than films about 6 \(\mu\text{m}\) thick grown in \(\text{He}\). The thickness difference for the films grown in the two gases is simply a result of the very large difference in Si growth rate in \(\text{H}_2\) and in \(\text{He}\) at these temperatures (see Figure 2-15).
X-ray diffraction examination of polycrystalline films grown on the three substrates at 1025°C in H₂ (4 ppm) with a SiH₄ flow rate of 10 cc/min indicated that (110) preferred orientation was present in all three instances. That is, the individual grains of the polycrystalline films tended to be aligned with <110> directions normal to the film-substrate interface, in varying degrees.

The Si film on ASM805 alumina showed by far the strongest (110) preferred orientation of the three, with the film on the MRC Superstrate alumina next in this regard and the film on ADS995 exhibiting a slight but definite (110) orientation tendency relative to randomly-oriented polycrystalline material.

A similar set of films of comparable thickness grown under the same experimental conditions except for temperature, which was -1100°C, also were preferentially oriented but in a somewhat different relationship from that found in the films grown at 1025°C. Thus the film grown on ASM805 at -1100°C still had the strongest (110) preferred orientation of the three, although not as much so as the film grown at 1025°C. However, the film grown on MRC Superstrate at -1100°C was much less strongly (110) oriented than at 1025°C, and in fact appeared to have more (111) orientation than a randomly-oriented sample. As was true for the 1025°C group, the film grown on ADS995 also had the least preferred orientation of the three grown at -1100°C.

It is evident that complex growth patterns are involved in these films that are grown on substrates that themselves have complicated crystalline configurations. More detailed examination of the amount of preferential orientation of a given crystallographic plane that occurs as the growth temperature is varied throughout the range of interest would help to clarify the situation considerably.

The x-ray diffraction evaluation of these two sets of polycrystalline Si films on alumina also indicated that no particle-size line broadening (see Section 2.5) occurred in the films grown on the three aluminas at -1100°C. However, some evidence of line broadening was observed in two of the films grown at 1025°C. The film on ASM805 did not show the effect, but the film on MRC Superstrate exhibited very slight broadening and that on ADS995 produced significant grain-size broadening. Although the measurements can be considered only as approximate, the average grain size in the Si film on MRC Superstrate may be the order of 0.1µm while that in the film grown on ADS995 appears to be smaller—the order of 0.04µm (400Å). It is interesting that even the relatively small difference in deposition temperature for these two sets of films appears to produce a detectable difference in the average grain size in the Si film in two of the three cases.

The set of films grown in H₂ at 1025°C was also examined in the scanning electron microscope. The film surfaces as grown were nearly identical, all having a rosette-type surface as shown in the SEM photographs in Figure 2-17. The average size of the characteristic surface feature was nearly the same in the three cases—4.2µm for the film on the MRC Superstrate (Figure 2-17a), 4.3µm for the film on ADS995 (Figure 2-17b), and 4.1µm for the film on ASM805 (Figure 2-17c).
However, as shown in Figure 2-18a, the film grown on ADS995 differed in surface morphology from those grown on MRC Superstrate or ASM805 (Figure 2-18b). The latter have a uniformly distributed rosette pattern, whereas the Si film on ADS995 shows non-rosette areas which are clearly faceted crystallographically. This would be expected to be related to a difference in the internal crystal structure of the films. As noted earlier, the principal distinction between the film on ADS995 and the other two, according to the x-ray diffraction analyses, is the much more random orientation of the polycrystalline film grown on ADS995. It is not obvious that a correlation exists between these characteristics; further examination is required.

The results obtained with the ASM805 substrates prompted the preparation of additional relatively thick Si films on other samples of this material, both for further study of the properties of the Si and for use in exploratory solar cell processing (Task 6, Section 2.G). One set of three films, each grown in H₂ (4 fpm) at -1025°C in separate experiments, was evaluated in some detail. Two of the films were ~20-25 µm thick, one grown at ~1.0 µm/min and the other at ~3.3 µm/min. The third film was ~40 µm thick, grown at ~3.3 µm/min.

X-ray diffraction analysis of the three samples indicated a slight amount of line broadening in all three cases, consistent with the earlier observation of some line broadening for films grown on polycrystalline aluminas at ~1025°C but at ~1100°C. However, in the earlier evaluation the broadening was found in the Si films on ADS995 and Superstrate aluminas but not in the Si grown on ASM805. The results in the three thick films on ASM805 indicate a grain size of about 0.05 µm, similar to the earlier result on the other substrates.

Evaluation of the amount of preferred orientation in this set of three films again established very strong prefered (110) orientation in all three, the amount appearing to increase with film thickness, providing confirmation of the tendency of the ASM805 alumina to induce (110) Si growth. Also, the thickest film (~40 µm) gave no (100) reflection whatever, whereas in the two thinner ones the (100) reflections were relatively stronger than would be observed in a randomly-oriented sample.
Figure 2-17. Rosette Surface Structures of CVD Si Films Grown on Fired Polycrystalline Alumina Substrates in H₂ at 1025°C by SiH₄ Pyrolysis:
(a) on MRC Superstrate; (b) on ADS995 (Coors); (c) on ASM805 (3M)
Figure 2-18. High Magnification Views of Rosette Surface Structures on CVD Si Films Grown on (a) ADS995 (Coors) and (b) ASM805 (3M), by SiH₄ Pyrolysis in H₂ at 1025°C. Note Faceting in (b).
The same three Si film samples were examined by SEM techniques. The surfaces of the two thinner films, which were grown at rates differing by a factor of about 2, were identical in appearance (Figure 2-19a), with surface rosette features of ~3.0 and ~2.8µm average dimension for the films grown at ~3.3 and ~1.6µm/min, respectively. The film grown at ~3.3µm/min to a thickness of ~40µm had significantly larger surface features, averaging ~5.2µm (Figure 2-19b).

Examination of "cleaved" cross sections of three samples in the SEM showed peak-to-valley dimensions of the as-deposited film surfaces ranging up to 2.5µm. Typically, however, this dimension was in the range 0.8-1.5µm for the two thinner films and 1.2-1.8µm for the 40µm film.

As shown in Figure 2-20 the as-broken cross sections suggested columnar growth structure in the films, as well as some kind of transition layer in the part of the film adjoining the alumina substrate, especially in the 40µm film.

To further elucidate the structure in these films the samples were etched for 1 min. at 65°C in a 1:1 KOH saturated H₂O:isopropyl alcohol mixture. This etch is highly anisotropic, typically etching the (100) or (110) surfaces 10 to 400 times the rate it etches (111) surfaces. After etching, the surfaces revealed the anticipated columnar structure (Figure 2-21). In addition, two other effects were visible. Certain areas exhibited faster etching to form "caves," presently inexplicable. The second effect was that the top half of the film etched significantly faster than the layer adjacent to the alumina interface. This could indicate a significant difference in the average crystallographic orientation of the grains in the upper part of the polycrystalline film with respect to those nearer the alumina-film interface, with the former being more strongly (110)-oriented. It might also simply be related to a difference in the etching rate near the interface due to the effect of the nearby Al₂O₃ material.

Another portion of the same 40µm film on ASM805 was mounted for a standard metallographic cross section. Following a final step using 0.05µm Al₂O₃ abrasive slurry on a silk polishing surface, the sample was etched in the KOH etch at 80°C for ~1 min. to delineate structural features. Figure 2-22 shows a region of this cross section both before and after etching, with the polishing scratches visible in Figure 2-22a at an angle of about 46 deg with the interface. The etching (Figure 2-22b) has delineated the vertical or columnar growth pattern and has also revealed apparent voids or "caves," most of them horizontally disposed and probably the same feature as was observed in the broken cross sections examined in the SEM. The composite photomicrograph shown in Figure 2-23 gives more detail of the region in the center of Figure 2-22, further revealing the apparent columnar growth pattern of the Si film on ASM805 alumina. Finally, examination of this metallographic cross-section sample in the SEM resulted in the photographs of Figure 2-24. These show a nearby region of the cross section at two different magnifications.

The complexity of polycrystalline Si film growth on polycrystalline alumina substrates is very evident from the foregoing discussion. These substrates have produced the most promising results to date, although the preliminary nature of the investigations must be emphasized. The thermal expansion of alumina does lead to some obvious bowing of the Si-alumina composite when films 20-100µm thick are grown on 625-µm-thick alumina substrates, but these materials offer a means for studying the effects of different growth parameters and processes on Si film properties until an appropriate glass or other material more compatible with Si is found. The present
Figure 2-19. Rosette Surface Structures on CVD Si Films Grown on ASM805 Substrates in H₂ at ~1025°C at Approximately Equal Rates (>3μm/min). (a) Film Thickness ~ 20μm. (b) Film Thickness ~ 40μm.
Figure 2-20. SEM Photographs of Cleaved Cross Sections of CVD Si Films Grown on ASM805 Substrates in H₂ at ~1025°C at Different Rates.
(a) Rate < 2 μm/min, Thickness 24–30 μm. (b) Rate > 3 μm/min, Thickness ~ 40 μm.
Figure 2-21. Appearance of Cleaved Cross Section of 40-μm-thick CVD Si Film of Figure 2-20(b) After KOH Etching. (a) 1500X, (b) 3000X.
Figure 2-22. Metallographic Cross Section of 40-μm-thick CVD Si Film of Figure 2-20(b). (a) Section After Polishing. (b) Same Region of Polished Section After KOH Etching. (Polycrystalline alumina substrate is at bottom of each photomicrograph.)
Figure 2-23. Composite Photomicrograph Showing Detail of Central Region of Figure 2-22 (40-μm-thick CVD Si Film on ASM805 Alumina)

cost of the highest-quality polycrystalline alumina is one-tenth that of polished sapphire substrates in a 5-cm size in large volume purchases. The cost differential is even larger in larger sizes. Cost savings could also be realized as substrate purity requirements are relaxed, the feasibility of which will be determined by the results of film growth studies.

2.3.6 Determination of CVD System Background Doping Level

The CVD Si films grown on various substrates up to the time of preparation of this report have not been intentionally doped, although work with doped films will begin early in the second quarter.

Electrical measurements have been made on several of the undoped epitaxial Si films prepared to date, by both the van der Pauw and the conventional Hall-bridge methods. The films were grown on single-crystal (0112)-oriented polished sapphire and on high-resistivity single-crystal Si substrates, the former at temperatures of 1025 and 1100°C and the latter at 1025°C in H₂ and in He carrier gases.

Results of these measurements indicate that the undoped films are p type, with the carrier concentration typically ~10¹⁵ cm⁻³. More precise determination of this background doping level will be made on epitaxial undoped films grown after the reactor system modifications are completed, early in the second quarter.
Figure 2-24. SEM Photographs of Metallographic Cross Section of Figures 2-22 and 2-23 at (a) 3750X and (b) 7,50X for CVD Si-on-ASM805 Alumina Sample of Figure 2-20, Showing Apparent Columnar Growth.
2.4 TASK 4. PREPARATION OF Si SHEET SAMPLES

The work of Task 4 is entirely in support of the activities of Tasks 3, 5, and 7. It consists primarily of the preparation of individual samples or groups of samples of CVD Si on various substrates, utilizing well-established deposition procedures. These samples are mainly for use in film characterization studies (Task 5) to examine the variation in Si properties with systematic deposition parameter variations or for use in fabrication of exploratory solar cell structures at OCLI (Task 6). Occasionally, special samples of a non-routine nature are prepared which nevertheless do not require extensive exploratory evaluation of the interdependence of CVD parameters on the resulting properties of the films, and such work is also a part of this task. Any samples prepared strictly for demonstration purposes are also considered part of this task.

The task is as much an administrative convenience as a separate technical activity, and therefore will not receive separate attention in this report except for the observation that approximately 60 Si CVD experiments were carried out in the first quarter, in addition to about 15 other experiments in the CVD reactor that did not result in the growth of a Si film. Of the former, only about six of the runs made with the reactor system were considered to be of a routine nature and thus to be part of the Task 4 activity.

2.5 TASK 5. EVALUATION OF Si SHEET MATERIAL PROPERTIES

The Technical Program Plan (see Appendix B) called for only limited activity for this task prior to the second month of the contract. In the first month preliminary investigation of x-ray diffraction techniques for grain-size determination by line broadening was undertaken, and attempts were made to obtain standard reference samples of Si in a range of particle sizes, to provide an experimental calibration for the x-ray method.

As the experiments of Task 3 began to produce a variety of CVD Si films on several types of substrate, the film (and substrate) characterization activities of this task accelerated considerably. Much of the work has already been reported in the discussion of Task 3 (Section 2.3), but some additional details will be given here.

2.5.1 Measurement of Surface Topography (Roughness) of Films and Substrates

A wide range of surface topography is represented by the three main types of substrate materials expected to be used in the early stages of the contract work—namely, glasses, glass-ceramics, and polycrystalline aluminas and similar fired ceramics. The surface of a film deposited on a substrate usually has a topography directly related to that of the substrate, especially if the latter is heavily textured. In addition, if epitaxial growth occurs in the film the characteristics of its surface will be further influenced by crystallographic features resulting from the nature of the growth. In any case, it is important to know the nature and magnitude of the surface irregularities on a substrate as well as on the deposited film. Optical microscopy and photomicrographs, SEM examination, and surface profilometry are among the methods used to characterize these surfaces.
A Sloan Dektak has been used for measurement of surface roughness and details of other topographic features; it has also been used for film thickness measurement when an abrupt step from film to substrate can be formed by removal of the Si film by masking and etching procedures.

Surface profilometry was used to examine and record the surface finish on several of the fired polycrystalline alumina substrate materials of interest, including the three used in the CVD parameter study described in Section 2.3.5.2. This procedure is useful for the rapid screening of substrate surfaces to provide both a qualitative overall view of the surface finish and a quantitative measure of localized surface features. It is expected that such profiling will be carried out routinely on both the initial substrate surface and the deposited Si film surface in the early stages of the program.

The Dektak sensitivity scale and traverse rate used for a given surface must be a compromise based on the actual vertical (and horizontal) dimensions of the surface features and the ability of the probe stylus to follow the contour of these features. The probe stylus has a radius of 12.5 µm, with a tracking force of 50 mg. The vertical deflection sensitivity ranges up to a maximum of 10 Å per mm spacing on the recorder paper, although the highest sensitivity range found practical is 50 Å per mm.

The average surface roughnesses of the three as-fired aluminas referred to above, expressed as an average vertical peak-to-valley difference, were found to be as given in Table 2-10. Also given in the table is the measured roughness of the refired ASM005 alumina from 3M that was examined in the SEM and described in Table 2-4 and Figure 2-11, and which exhibits an apparent surface grain dimension (horizontal) of about 12 µm (cf Table 2-4).

<table>
<thead>
<tr>
<th>Substrate Material (Manufacturer)</th>
<th>Average Vertical Peak-to-Valley Dimension (µm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASM005 smooth (3M)</td>
<td>≤ 0.1</td>
</tr>
<tr>
<td>ASM005 rough (3M)</td>
<td>~ 0.25</td>
</tr>
<tr>
<td>Superstrate (MRC)</td>
<td>~ 0.15</td>
</tr>
<tr>
<td>ADS995 (Coors)</td>
<td>~ 0.35</td>
</tr>
<tr>
<td>ASM005 refired smooth (3M)</td>
<td>≤ 0.1</td>
</tr>
<tr>
<td>ASM005 refired rough (3M)</td>
<td>~ 0.26</td>
</tr>
</tbody>
</table>
Figure 2-25 shows representative segments of Dektak traces for the surfaces of the three alumina substrates and also for the as-grown surfaces of Si films on them in Hg at 1025°C. The extent to which the surface roughness of the film is influenced by the topography of the substrate surface is emphasized by these traces. The apparent average peak-to-valley dimensions of the surface features on the films are \(-0.7, -1.0,\) and \(-0.6\ \mu\text{m}\) for the films on MRC Superstrate, ADS995, and ASM805, respectively, although the latter exhibits some extreme vertical excursions.

Figure 2-26 shows another set of Dektak traces, obtained at two stages of preparation of the Coors Vistal alumina substrates that are being lapped and polished for use in Si CVD experiments. These substrates have been subjected to successive firing sequences to enhance grain size; the surfaces of representative samples of each of the four groups were shown in Figure 2-12 after completion of the lapping process. Figures 2-26 a, c, e, and g show segments of the Dektak traces obtained for the surfaces of each of these substrates in the as-fired condition, while Figures 2-26 b, d, f, and h show the surfaces after the lapping step.
Figure 2-25. Dekta Proflometer Traces for As-Fired Surfaces of Polycrystalline Alumina Substrates and for As-Grown Surfaces of CVD Si Films

(SiH4 Pyrolysis in H2 at 1200°C, 12 ppt H2S)

(a) 26-µm-thick Si on (b) Superstrate; (c) 27-µm-thick Si on (d) AM805 (MRC); (e) 17-µm-thick Si on (f) 3M, Rough Side.
Figure 2-26. Dektak Profilometer Traces of Surfaces of Vistal (Coors) Polycrystalline Alumina Substrates Subjected to Four Different Firing Histories. Single Firing, (a) Before, (b) After Lapping; Two Firings, (c) Before, (d) After Lapping; Three Firings, (e) Before, (f) After Lapping; Four Firings, (g) Before, (h) After Lapping.
2.5.2 X-Ray Line Broadening for Grain Size Determination

To apply the techniques of x-ray diffraction line broadening to the determination of average particle or grain size in a polycrystalline specimen, such as the Si films prepared under conditions that do not produce epitaxial (single-crystal) growth, it is necessary to know the diffraction line width in the absence of any grain-size broadening effects. This line width is the combined result of the true diffraction line width - which is finite because of such factors as non-perfect crystals, imperfectly collimated x-ray beams, and non-monochromatic incident radiation - and instrumental line broadening, associated with factors such as the width of the effective x-ray source in the particular diffractometer used.

It is generally considered that grain sizes in excess of ~0.1 µm do not produce any x-ray line broadening due to crystal size effects alone. Thus, the diffractometer trace obtained with a polycrystalline sample containing randomly oriented grains or particles significantly larger than ~0.1 µm should provide a measurable reference line width free of size broadening effects, i.e., with zero grain-size broadening.

Such a zero-broadening Si sample was prepared by grinding single-crystal (Czochralski) wafers with an agate mortar and pestle. The resulting charge was then passed through a No. 140 sieve (105 µm apertures), and this charge in turn was passed through a No. 325 sieve (44 µm apertures). The powder remaining on the latter sieve consisted of single-crystal Si particles in the size range 44-105 µm; although smaller particles would have permitted preparation of a more uniform sample for x-ray purposes, the sieved powder was adequate.

Masking tape was used as a "floor" in the sample aperture of a standard diffractometer sample holder, the tape was sprayed with Krylon, and layers of dispersed powder and Krylon were built up to form the reference sample. After drying, the sample was used to produce reference diffraction lines free of particle-size broadening.

The width of an x-ray diffraction line is usually measured as the breadth at half-maximum intensity and is expressed as an angular width, in terms of the Bragg angle. The measured breadth of a Si line exhibiting broadening due to particle-size effects is corrected for the observed zero-broadening breadth of the same Si diffraction line obtained with the reference powder sample, and the resulting value for the broadening is then used in the Scherrer formula to obtain an estimate of the particle (or grain) size.

This method has been applied in the evaluation of grain size in several CVD Si films grown on various substrates to date. For example, two films deposited on single-crystal (0112)-oriented sapphire substrates in the course of examination of growth rate uniformity (Section 2.3.3) were evaluated for crystal structure and average grain size. These films were grown in H₂ carrier gas (flow rate 4 lpm) at temperatures of ~600 and ~850°C, at growth rates of approximately 0.02 and 0.5 µm/min, respectively, to thicknesses of ~3.5 and ~2.6 µm, respectively.

They were found by x-ray diffraction examination to be polycrystalline, with average grain sizes of approximately 0.02 µm (200 Å) and 0.07 µm (700 Å), respectively. In both cases the Si deposition was preceded by a 1250°C etch in H₂ for 15 min. The fine-grained character of the films was not unexpected and is consistent with anticipated variations in Si growth habit as a function of deposition temperature.
It is also consistent with reflection electron diffraction (RED) results obtained with the same films and with the appearance of the Debye rings in back-reflection Laue patterns obtained for the same samples. The latter method - that of examining the "graininess" or continuity of Debye rings in back-reflection patterns - provides a relatively rapid screening procedure for estimating grain sizes in the range down to a few microns.

The line-broadening method has also been applied to determination of average grain size in substrate materials, but the samples examined by this means so far have had grain sizes sufficiently large that no line broadening has been observed.

Attempts were continued to locate a source of polycrystalline Si particle-size samples for providing experimental calibration of line-broadening measurements. No such source has been located, making it necessary to consider preparation of such samples as part of this contract work. However, sized powder preparation in the size range of interest (≤0.1 μm) requires special techniques and particle-separator apparatus not readily available. Consequently, this will not be pursued further at the present time; line-breadth observations combined with theoretical considerations will be used for the needed x-ray grain size determinations.

A Philips Model 3181S Angle Mode Programmer System, with teletypewriter output, has recently been delivered for use with the x-ray diffractometer system employed in these studies. This equipment will be used for rapid acquisition (with printout) of diffraction line profile data by automatic angle-stepping, counting, and repeat cycling. This will facilitate examination of film samples where line broadening due to grain size is to be measured.

2.5.3 X-Ray Diffraction Determination of Preferred Orientation

The degree of preferred orientation in some of the Si films prepared in these studies has been evaluated by examination of the relative intensities of the principal low-index diffraction lines in the x-ray spectrum obtained with the diffractometer.

For example, in one of the first applications of the technique early in the quarter, a film grown on a single-crystal (0112)-oriented sapphire substrate in H₂ (flow rate 4 lpm) at ~1025°C at a growth rate of ~0.5 μm/min to a thickness of ~10 μm (but without the pre-deposition high-temperature etch) was evaluated. It and the two films grown at lower temperatures (~600 and ~850°C) and mentioned in the preceding section were examined for preferred orientation using Cu K-alpha radiation at 50 Kv and 20 ma. Epitaxial growth was found, as expected, in the 1025°C sample, with the (400)Si plane grown parallel to the (0112) plane of sapphire - i.e., the surface plane. (This is a previously observed and reported epitaxial relationship.)

With both the ASTM Index line intensities and the intensities from a standard Si specimen as the comparison basis, it was found that the 600°C film was randomly oriented polycrystalline Si, with the very small grain sizes indicated previously. The 850°C film, on the other hand, exhibited a <110> preferred orientation in the growth direction (i.e., normal to the interface); the (110) planes tended to be parallel to the substrate surface. As noted in Section 2.5.2, this sample had an average grain size several times larger than the low-temperature film but still quite small.
As discussed in Section 2.3.5.2, this procedure has also been applied to the evaluation of substrate materials having polycrystalline structure, such as the fired aluminas. It is expected that the polycrystalline substrate materials that appear to be of major interest— including the glass-ceramics in which firing has produced varying amounts of crystallization and preferential orientation— will be systematically examined by this method prior to carrying out extensive CVD experiments.

Also, careful investigation of the effects of deposition parameters— notably, temperature, growth rate, and doping species and concentrations— on the relative amounts of preferential orientation in the films in the principal low-index directions will be made in order to select the parameters most conducive to controlled columnar-type growth of the Si sheet material.

2.5.4 RED and SEM Analyses

The transmission electron microscope (AEI Model EM6) used on this contract can be operated in the reflection electron diffraction (RED) mode to produce a diffraction pattern of the sample surface, from which the degree of polycrystallinity or crystal perfection can be deduced. Electrons of 100 KeV energy are directed at the sample at a glancing angle (typically 1/2 to 1°), producing a diffraction pattern characteristic of the crystal perfection. Because of the glancing angle, the effective penetration depth which gives the diffraction pattern is only a few hundred angstroms.

Several CVD Si films produced to date have been examined by this method, used in conjunction with SEM analyses. Because RED samples only the surface region of a film it is often useful to combine the technique with x-ray diffraction studies as well, since the latter methods sample greater thicknesses; the combined evaluation sometimes permits differentiation of surface and bulk structural characteristics in thin-film samples.

A group of Si films grown in H₂ (flow rate 4 lpm) on single-crystal (0112)-oriented sapphire substrates was evaluated by RED and SEM techniques, both as grown and after two types of chemical etching. The samples were grown at −1025, −850, and −600°C at rates of −2, −0.8, and −0.01 µm/min, respectively; final thicknesses were approximately 10, 3.8, and 0.5 µm. The high-temperature etch in H₂ was not used on the substrates prior to deposition of these films.

The 1025°C sample was shown to be single-crystal (100)Si, as expected. The diffraction pattern had sharply-defined Kikuchi bands, indicative of a high-perfection single crystal with a relatively flat surface. The 600°C sample gave a weak pattern with extremely faint, broad diffraction rings, indicative of a film containing at best a small amount of extremely fine-grained polycrystalline material.

When viewed with the SEM, the 600°C sample surface was smooth and featureless at all magnifications. The 1025°C sample appeared smooth upon visual and low-power examination, but at magnifications above 1000X a number of growth defects were visible. These defects are twinned and multiply-twinned regions, commonly found in epitaxial Si films grown on both single-crystal sapphire and bulk Si substrates. As grown, the defects appeared as slight depressions with threefold symmetry.
The 850°C sample had a matte black finish visible to the naked eye, suggesting an anomalous growth pattern. SEM examination revealed large whiskers and irregular growth protruding from the surface, confirming that it was indeed an anomalous sample, contaminated during growth.

Two different types of etchants were used on these samples to delineate grain boundaries and other defects. The first was a modified Sirtl etch, commonly used to delineate growth defects in bulk Si—a 5:2:1 mixture of H$_2$O, HF, and CrO$_3$. Etching for 15 sec clearly delineated the growth defects in the 1025°C film, etching a deep groove between the defects and the surrounding single-crystal region. SEM examination produced striking evidence of the etching, and could have been used to determine quantitatively the defect concentration. Etching of the 600°C film did not change the surface morphology appreciably. The surface remained nearly featureless up to 24,000X magnification with the SEM.

The second etchant used on the 600°C Si-on-sapphire film was KOH:alcohol, the highly anisotropic etchant mentioned earlier. Since the predominant Si orientation on this sapphire orientation is (100) when epitaxy occurs, it was thought this etchant might delineate individual grains by attacking the (100)-oriented planes, even though the film was largely randomly oriented. SEM examination at magnifications up to 25,000X showed that the flat surface of the film remained essentially unchanged in appearance until the entire thin Si layer had been removed, after about 30 sec of etching.

This type of SEM (and occasionally RED) analysis of Si sheet material will be used regularly to evaluate film surface topography, internal crystal structure (including grain size) of the Si films, and characteristics of the film-substrate interfacial region.

Other operational modes of the scanning electron microscope—including electron channeling pattern generation for characterizing crystal perfection and orientation when grain sizes become sufficiently large, and the electron-beam-induced current (EBIC) mode for observing electrical characteristics such as minority carrier diffusion lengths when potential barriers are introduced—will be employed for sample evaluation as the program develops.

2.5.5 Electrical Measurements

Most of the film evaluation procedures used in the first quarter of the program have related to the delineation of surface and internal structural characteristics. The films have been undoped; no systematic control of the electrical properties of the Si sheet material by impurity doping during or after growth has yet been undertaken.

Consequently, electrical measurements have played only a minor role in the contract work to date. This will soon change, however, as increasing numbers of Si sheet samples are prepared with appropriate doping concentrations on various substrates, both for development of suitable CVD parameters for achieving the necessary properties for efficient photovoltaic action and for actual processing into solar cell structures at OCLI.
As indicated in Section 2.3.6, several attempts have been made to determine the background impurity doping level characteristic of the present CVD reactor system and the reactant gases now in use, by means of measurement of the net carrier concentration in films on sapphire and on high-resistivity single-crystal Si substrates. Both the van der Pauw (Ref 8) and the conventional bridge method have been used to measure the Hall constant and thus the carrier concentration. Figure 2-27 shows one of the CVD films (in this case on single-crystal sapphire) photolithographically etched to produce a Hall-effect bridge pattern. The film in this case was ~3.4 µm thick; there are several mask sizes available with this particular pattern, but the one shown is approximately 0.3 cm on a side.

An alternate method of producing the Hall bridge pattern has been evaluated in preliminary experiments with polycrystalline CVD Si films. This method involves the use of the focused beam of a 5 Kw YAG laser Q-switched at 1200 pps and computer-programmed to trace the outline of a bridge pattern in the film. The beam is used either to melt a patterned groove in a protective mask, to be followed by chemical etching in the groove to isolate the bridge, or to melt/vaporize a groove in the Si film directly, in this same pattern. Further work with the technique is in progress.

The hole concentration of 1-2 x 10^15 cm^-3 found in the undoped CVD Si films measured to date is surprisingly high, and indicates some source of acceptor imperfection -- either chemical impurity or physical defect -- that must be identified and minimized. More attention will be given to this problem after the reactor system modifications are completed early in the second quarter.

Figure 2-27. Hall-Effect Bridge Pattern Photolithographically Etched in CVD Si Film on Single-Crystal Sapphire Substrate. (Width of current path 310 µm, length 910 µm, pattern approximately 2.8 mm square.)
The pulsed MOS C-V method for measurement of minority-carrier lifetimes in Si, which has been applied successfully to the determination of lifetimes in Si-on-sapphire epitaxial material (Refs 9, 10), provides a possible method for determination of this parameter in the polycrystalline films being prepared in this program. The C-V method is also useful for measuring the doping profile vs depth in thin samples. The technique is based on the depletion approximation, and utilizes the capacitance of a capacitor biased in the depletion condition to obtain plots of $\frac{1}{C^2}$ vs $V$. The slopes of these curves are expected to be proportional to the impurity concentration at the edge of the space-charge layer. However, this technique is limited by the inversion phenomenon.

The pulsed MOS C-V method, in which a short-duration voltage pulse is used to replace the steady dc reverse bias, was introduced as a means to measure the doping profile over a large distance into the Si region. As the technology of MOS devices progressed, it became much simpler and more convenient to study the pulse effect by monitoring the capacitance of an MOS capacitor as a function of time. Using this technique, it was shown that the bulk generation lifetime could be obtained. Zerbst (Ref 11) developed a technique which allowed both the generation lifetime and the surface generation velocity to be extracted from the capacitance-time decay curve.

A schematic diagram of the apparatus used for C-V measurements is shown in Figure 2-28. For the C-t measurements the x-y recorder is simply replaced by a storage oscilloscope. Preliminary attempts to obtain a lifetime value for an undoped CVD Si film grown in $H_2$ at ~1025°C to a thickness of about 3 µm were unsuccessful.

![Figure 2-28. Schematic Diagram of Apparatus for MOS Capacitance-Voltage Measurements](image-url)
but work with the method on this and other similar samples is continuing. As indicated earlier, other methods for determination of effective minority carrier diffusion lengths -- such as the EBIC mode of operation of the SEM -- are also under consideration, and may prove more practical for the polycrystalline films involved in this work.

A preliminary evaluation of the feasibility of using spreading resistance measurements for evaluation of the electrical properties of the polycrystalline CVD Si films has been initiated. The highly specialized apparatus used for spreading resistance measurements is not available at Rockwell at the present time, but a specialty laboratory – Solecon Laboratories – that works exclusively with this analytical method is located in Costa Mesa, CA, only a short distance from the Rockwell facility in Anaheim. Rapid-response service by this experienced and highly-qualified laboratory is available, so excellent analytical assistance is readily accessible.

The major question to be answered is the validity of this type of measurement on polycrystalline Si material having grain sizes and other properties such as those anticipated for the samples to be produced on this contract. A resistivity limitation of $10^{-2}$ – $10^4$ ohm-cm characterizes the method and the apparatus now in use; films with effective resistivities less than that should be susceptible to spreading resistance analysis, with good spatial resolution. Several exploratory measurements on representative samples are now being made to determine the utility of the method for this work.

2.6 TASK 6. FABRICATION AND EVALUATION OF SOLAR CELL STRUCTURES

This contract provides for the fabrication and evaluation of experimental solar cells in CVD Si sheet on various substrates. This part of the work is provided by personnel of Optical Coating Laboratory, Inc., Photoelectronics Group, in nearby City of Industry, CA, on a purchased-services basis.

The contract Statement of Work stipulates that the contractor shall "fabricate and evaluate solar cells with a minimum of 1 cm² area . . ." and that "techniques for producing solar cells from these films shall be, to the maximum extent possible, previously developed procedures." It is further stipulated that "one solar cell, on the average, shall be made per week during this program."

With this requirement, and with the approval of the JPL Contract Technical Manager, an arrangement has been developed with OCLI that will provide the necessary solar cell processing and evaluation work yet still allow Rockwell personnel to concentrate on the Si CVD film nucleation and growth investigations involving various low-cost substrate materials. Details of the sample processing and evaluation measurements to be carried out by OCLI were resolved early in the quarter, and the purchase order was issued by Rockwell so that work on the contract samples could commence at OCLI soon thereafter.

Four samples were prepared and submitted to OCLI in February, and four more have been submitted to date in March; the Technical Program Plan (Appendix B) did not require that samples be sent to OCLI during the first month of the contract. These samples, with the pertinent deposition parameters and film properties, are listed in Table 2-11.
<table>
<thead>
<tr>
<th>Sample Design and (Month)</th>
<th>Substrate and (Thickness)</th>
<th>Observed Depos. Temp. (°C)</th>
<th>Carrier Gas and (Flow Rate)</th>
<th>SiH₄ Flow Rate (ccpm)</th>
<th>Film Thickness (µm)</th>
<th>Average Growth Rate (µm/min)</th>
<th>Sample Dimensions (cm) (Approximate Area in cm²)</th>
<th>Film Structure and/or Surface Texture</th>
</tr>
</thead>
<tbody>
<tr>
<td>OCLI-1 (2/76)</td>
<td>(01T2) A [2]O₃ † (500 µm)</td>
<td>605</td>
<td>H₂ (4 Ė pm)</td>
<td>10</td>
<td>3.5</td>
<td>−0.02</td>
<td>r = 1.9** (3.6)</td>
<td>Poly; Random Orientation</td>
</tr>
<tr>
<td>OCLI-2 (2/76)</td>
<td>(01T2) A [2]O₃ † (500 µm)</td>
<td>860</td>
<td>H₂ (4 Ė pm)</td>
<td>10</td>
<td>2.6</td>
<td>−0.5</td>
<td>r = 1.9** (3.0)</td>
<td>Poly; Preferred (110) Oriented</td>
</tr>
<tr>
<td>OCLI-3 (2/76)</td>
<td>(01T2) A [2]O₃ † (500 µm)</td>
<td>1032</td>
<td>H₂ (4 Ė pm)</td>
<td>5</td>
<td>3.0</td>
<td>−2.0</td>
<td>r = 1.9** (2.5)</td>
<td>Epitaxial</td>
</tr>
<tr>
<td>OCLI-4 (2/76)</td>
<td>Multicrystalline A [2]O₃ † (525 µm)</td>
<td>1025</td>
<td>H₂ (4 Ė pm)</td>
<td>10</td>
<td>8.6</td>
<td>−1.7</td>
<td>2.2 x 1.9 (oval) (3.3)</td>
<td>Epitaxial in Separate Grains</td>
</tr>
<tr>
<td>OCLI-5 (3/76)</td>
<td>(01T2) Al₆O₃ † (500 µm)</td>
<td>1030</td>
<td>H₂ (4 Ė pm)</td>
<td>5</td>
<td>10</td>
<td>−2.0</td>
<td>r = 1.8** (2.5)</td>
<td>Epitaxial</td>
</tr>
<tr>
<td>OCLI-6 (3/76)</td>
<td>ASM805 Alumina (~ 640 µm)</td>
<td>1025</td>
<td>H₂ (4 Ė pm)</td>
<td>25</td>
<td>20</td>
<td>−3.3</td>
<td>1.5 x 2.0 (3.0)</td>
<td>Poly; Preferred (110) Oriented; Directionally Reflective</td>
</tr>
<tr>
<td>OCLI-7 (3/76)</td>
<td>ASM805 Alumina (~ 640 µm)</td>
<td>1021</td>
<td>H₂ (4 Ė pm)</td>
<td>10</td>
<td>24</td>
<td>−1.6</td>
<td>1.4 x 1.9 (2.7)</td>
<td>Poly; Preferred (110) Oriented; Directionally Reflective</td>
</tr>
<tr>
<td>OCLI-8 (3/76)</td>
<td>ASM805 Alumina (~ 640 µm)</td>
<td>1030</td>
<td>H₂ (4 Ė pm)</td>
<td>25</td>
<td>40</td>
<td>−3.3</td>
<td>1.8 x 1.6 (2.9)</td>
<td>Poly; Preferred (110) Oriented; Directionally Reflective</td>
</tr>
</tbody>
</table>

* All Si films undoped.
† These substrates not subjected to high-temperature H₂ etch before deposition.
** These samples approximately 90 deg sector of circle of radius r cm.
Three of the first four Si films were deposited on single-crystal (0112)-oriented sapphire substrates that were 500 µm thick, as used in the CVD parameter investigation discussed earlier (Section 2.3). The fourth film was deposited on a multi-crystalline sapphire substrate containing numerous large and elongated individual grains, with some of the grain-boundary intersections with the polished surface being nearly parallel. No attempt was made to establish the crystallographic orientations of the individual grains, although the 525-µm-thick wafer was cut with a nominal (0112) orientation. This substrate provided a Si film with numerous relatively large single-crystal regions and numerous grain boundaries, to present a film of intermediate difficulty for the standard solar cell processing to be undertaken by OCLI.

The fifth sample sent to OCLI for solar cell processing and evaluation was another undoped epitaxial Si film grown on (0112)-oriented sapphire in N₂ at ~1025°C. This sample is to be used for double diffusion processing to produce a photovoltaic junction. The other three samples consisted of sizeable pieces of thick Si films grown on ASM805 alumina substrates in N₂ at ~1025°C, at two different growth rates to thicknesses of about 20 and 40 µm, and previously described in Section 2.3.5.2.

Although details of the handling, processing, and measurement techniques applied to any one sample at OCLI will be varied to accommodate the characteristics and/or limitations of the sample, there is a projected sequence of activities that will generally be followed to whatever extent possible. Thus, standard and near-conventional solar cell processing methods will be used, to allow correlation of results with those obtained with conventional bulk single-crystal Si cells. If such procedures exhibit limiting deficiencies when applied to the Si sheet material, then the procedures will be modified and/or novel processing methods must be devised. It is intended that sufficiently rapid feedback of results will occur to permit timely influence of these results on subsequent CVD experiments at Rockwell.

The Si sheet samples received by OCLI will first be routinely checked for thickness, conductivity type, and resistivity, by standard methods. In some cases a preferential etch will be applied to delineate individual crystallites in selected areas, and various surface treatments will be used, if necessary, to prepare the sample for p-n junction formation. A small region of the sample will be tested to determine if Schottky barriers of sufficiently good characteristics can be formed on the sheet surface to permit measurement of the minority carrier diffusion length in the as-received material; if found feasible, such measurements will be made.

A junction will be formed by diffusion of phosphorus or boron, depending upon the conductivity type of the sheet sample. (In those cases where conventional diffusion temperatures are too high for the sample involved, other barrier formation methods -- such as ion implantation-- may have to be introduced.) Diffusion oxides will be removed and open-structure ohmic contacts will be applied, using conventional deposition methods. The junctions will then be isolated to reduce edge-leakage, and in some cases antireflection coatings will be applied to permit more accurate measurement of conversion efficiency.
Because of the nature of the Si sheet samples it may be that conventional processing techniques can not be successfully applied. Thus, the presence of excessive numbers of grain boundaries, a high concentration of carrier lifetime "killer" impurities, uneven sheet surface morphology, irregular or specially-shaped cell configurations, temperature limitations associated with various substrate materials, and special contact configurations necessitated by the use of insulating substrate materials for the Si sheet growth may require development of alternative processing methods. It is expected that these will be established at the time, to meet the needs of the specific situation.

With illumination from a defined light source, such as the AM1 spectrum from a solar simulator, the conventional photovoltaic parameters $I_{sc}$, $V_{oc}$, $P_{max}$, $C_{FF}$, and power conversion efficiency will be determined. The diffusion length of minority carriers in the completed cell structure will be determined, if possible, by a photovoltaic method using a monochromatic light source. For samples in which the uniformity of photoresponse is of interest (for example, to examine effects of grain boundaries) a photocurrent scan of the surface of the sheet will be made using a small-diameter (10 µm) light spot to compare the output of various regions of the sample.

An array of small-diameter mesa diodes will be formed on the junction structure by etching techniques. These diodes will be evaluated separately to indicate the degree of homogeneity in the sample and correlate the electrical properties with any visible structural features (e.g., grain boundaries). Diode measurements will include the photovoltaic parameters $I_{sc}$ and $V_{oc}$, the dark forward diode characteristic, junction capacitance, and possibly an evaluation of trap properties.

Complete reports of all data and related observations concerning the sheet samples will be supplied to Rockwell by OCLI. Technical consultation on the correlations between observed sheet properties and the details of the CVD sheet growth process will take place regularly as part of the working arrangement.

At the time of preparation of this report results on the first four samples were not complete, and work had not commenced on the four samples submitted in March. Preliminary results on the first group, however, indicated that considerable difficulty had been encountered in processing the samples because they were quite thin (~3 µm, except for OCLI-4) and were undoped. Both OCLI-3 and -4 were found to be slightly n-type, whereas OCLI-1 and -2 had such high resistivity that they did not permit conductivity-type detection even with a very sensitive probe.

On the strength of that evidence, however, all four samples were boron-diffused to attempt to form a p-n junction. Mesas of various sizes were formed by etching, but no evidence of any rectification or photovoltage was found in any one of the samples.

Further work is in progress on these samples, but it appears that the main benefit to be realized from the first group of samples is considerable experience in handling and processing samples that are decidedly non-standard to the solar cell industry. This result is not at all unexpected.

Results on the more recently submitted samples, plus further information on the first group of four, will be given in subsequent reports.
3. CONCLUSIONS AND RECOMMENDATIONS

With all needed components and instruments now received, the modification of the CVD reactor system can proceed and should be completed early in the second quarter. This will require that the reactor be unavailable for CVD experiments for about two weeks, after which exploratory depositions will be resumed in the system, with improved control, reliability, and versatility. The efficiency of the entire procedure of preparing films using specified CVD parameters will be greatly improved.

The response of most of the glass and ceramic manufacturers contacted for assistance in solving the substrate problem has been excellent. Both commercially-available and specially-prepared materials have been supplied for evaluation as potential low-cost substrates. Although the results obtained to date with several commercial glasses have not been encouraging, better results are expected for deposition of Si on special glasses capable of withstanding higher temperatures.

The results obtained for CVD Si growth on fired polycrystalline ceramics - especially alumina - have been moderately encouraging. Aluminas with enlarged grains resulting from special supplementary firing procedures appear promising, although all of these materials have a surface topography that is not conducive to smooth Si layer growth by CVD. Differences in the properties of Si films grown on mechanically-polished polycrystalline ceramic substrates and those grown on the as-fired surfaces will be compared.

High-temperature glass-ceramics - which can be given a variety of surface crystal structures and surface roughness by control of the nucleation and devitrification processes - are of considerable interest and will be tested as substrates as soon as representative samples are obtained. Those high-temperature materials that offer reasonable surfaces for Si deposition and growth are especially interesting, particularly if they are stable in H2 at elevated temperatures.

The observed differences in Si deposition rate by SiH4 pyrolysis at temperatures above 850-900°C in H2 and in He tend to discourage the use of He at the higher temperature because of the increased time required to obtain a given Si film thickness. Further, the film thickness uniformity across the pedestal was much better for Si deposited in H2 than in He, particularly at higher temperatures. Additional experimentation is required to establish properly the characteristics of Si growth by SiH4 pyrolysis in He, although it appears that H2 is more satisfactory for use whenever the properties of the substrate material allow it. Substrates unstable in H2 might be first covered by a Si film grown in He followed by further Si growth in a H2 atmosphere in order to improve film thickness uniformity and reaction efficiency.

The non-uniform temperature distribution on the 5-cm-diameter pedestal now in use requires some allowance in planning experiments with either a single large substrate or more than one substrate. The required investigations of substrate surface stability, Si film nucleation and growth phenomena, and the structural and electrical properties of Si sheet material grown on various inexpensive substrate materials can be carried out quite adequately with the present deposition chamber configurations and dimensions. However, some attention will be given to improving the uniformity of the temperature distribution on the pedestal.

PRECEDING PAGE BLANK NOT FILMED.
Film growth studies will be continued according to the Updated Technical Program Plan given in Appendix B. Several planned variants on the straightforward deposition of Si films by SiH₄ pyrolysis will be investigated, to attempt to influence the early stages of growth of the Si films and thus the ultimate properties of the resulting sheet material. The use of HCl in the SiH₄ gas stream, to attack smaller crystallites and allow larger ones to grow more rapidly, will be examined. Similarly, the use of the two-step deposition process, employing SiH₄ and one of the hydrides, may accomplish the same thing. In situ annealing of partial layers, to enhance grain size before further deposition occurs, and the use of a light deposition (i.e., a partial layer) of a metal on the substrate to produce nucleation sites for the depositing Si and thus enhance growth of larger grains, will also be investigated.

A variety of procedures for evaluating the properties of the substrates as well as the CVD Si sheet material is being developed. It will be increasingly important to be able to correlate substrate properties with film properties, so improvements in speed of sample analysis will be needed. Because of the complex physical structure and the mechanisms of charge transport in the polycrystalline Si films, the nature of the measurements made and the interpretation of the results of these measurements must be given careful consideration. When the properties of the Si films have improved sufficiently, additional evaluation techniques—such as Schottky-barrier methods and spreading resistance measurements for determination of impurity distributions, EBIC-mode analysis with the SEM to investigate properties of individual crystal grains and the intervening grain boundaries, and surface photovoltage measurements to obtain effective minority carrier diffusion length values—will be applied to give more complete and accurate understanding of the Si sheet properties.

The first attempts to apply standard solar cell processing to some of the films prepared to date have indicated that it may become necessary to develop and/or apply some specialized methods—for example, ion implantation doping instead of, or in addition to, diffusion doping for junction formation—to these polycrystalline Si films in order to get an adequate indication of their suitability for solar cell fabrication. It is recommended that this possibility be given consideration in the near future, depending upon further results to be obtained at OCLI with other samples of CVD Si films, even though initial program plans did not place a high priority on such process development.
4. PLANS FOR THE NEXT QUARTER

The planned work for the next quarter will follow the Updated Technical Program Plan given in Appendix B of this report, to the maximum extent possible.

Summarized by task, the planned work is as follows:

Task 1

1. Complete installation of new reactor system components and controls.
2. Test modified reactor system upon completion.
3. Prepare written Standard Operation Procedure for modified reactor system, as required by contract.
4. Conduct Design and Performance Review of reactor system for JPL personnel, as required by contract.

Task 2

1. Continue experimental evaluation of candidate substrate materials by Si CVD experiments as suitable samples become available, and continue/complete screening of materials received during first quarter.
2. Continue interactions with potential suppliers of substrate materials.
3. Compare properties of as-fired and mechanically-polished alumina substrates from several suppliers, and compare Si film properties grown on both types.
4. Continue to investigate the effects of various substrate surface treatments on the resulting Si film properties.

Task 3

1. Continue experiments to identify preferred CVD parameters as well as candidate substrate materials for Si film growth.
2. Continue experiments with two-step deposition process on selected substrate materials.
3. Pursue investigation of effects of doping impurities on Si film growth phenomena and on Si film properties.
4. Initiate study of the effects of in situ and post-growth annealing on final properties of the Si film.
Task 4

1. Prepare additional groups of CVD Si film samples for material characterization studies, as needed.
2. Prepare samples of Si sheet material on various substrates for fabrication of solar cell structures at OCLI.

Task 5

1. Continue to use X-ray line broadening technique for grain-size determination, provided film properties still fall in useful range of the method; employ new angle-mode programmer system for automated acquisition of line-width data.
2. Continue to evaluate preferred orientation in polycrystalline substrates and in Si films by X-ray diffraction techniques, and investigate systematic variations in such orientation with changes in CVD parameters (e.g., deposition temperature).
3. Investigate feasibility of using dark-field transmission and replica electron microscopy methods to determine crystallographic orientation in selected samples.
4. Apply optical microscopy, scanning electron microscopy, and RED techniques to determination of surface topography and structure and internal grain structure of CVD Si films on glasses and ceramics.
5. Initiate study of modeling of polycrystalline Si films on various substrates, for purposes of making proper interpretation of electrical measurements.
6. Evaluate and apply spreading resistance method for obtaining profile of electrical properties (and thus impurity and/or defect concentrations) in polycrystalline Si films.
7. Attempt to measure minority carrier lifetime in CVD Si films on various substrates, using pulsed C-V method in MOS structures.
8. Investigate feasibility of using EBIC mode of SEM for evaluation of minority carrier transport properties in polycrystalline Si films.
9. Undertake comparison of van der Pauw and bridge methods for measurement of charge transport properties in CVD Si films.
Task 6

1. Meet with OCLI technical personnel, as needed, to discuss and correlate results obtained on CVD Si samples processed/evaluated to date.

2. Prepare and submit additional samples of CVD Si sheet to OCLI for solar cell processing and evaluation, emphasizing films on fired polycrystalline alumina substrates and other high-temperature materials.
5. NEW TECHNOLOGY

No reportable items of new technology have been identified during the conduct of the first quarter's work on this contract, which is the period covered by this report.
6. REFERENCES


6. See, e.g., Y. S. Chiang and D. Richman, Met. Trans. 2, 743 (1971); also see Ref 7, Section 3.


