General Disclaimer

One or more of the Following Statements may affect this Document

- This document has been reproduced from the best copy furnished by the organizational source. It is being released in the interest of making available as much information as possible.

- This document may contain data, which exceeds the sheet parameters. It was furnished in this condition by the organizational source and is the best copy available.

- This document may contain tone-on-tone or color graphs, charts and/or pictures, which have been reproduced in black and white.

- This document is paginated as submitted by the original source.

- Portions of this document are not fully legible due to the historical nature of some of the material. However, it is the best reproduction available from the original submission.

Produced by the NASA Center for Aerospace Information (CASI)
A 128 K-BIT
CCD BUFFER MEMORY SYSTEM

By
K.H. Siemens
R.W. Wallace
C.R. Robinson

July 1976

Prepared under Contract NAS1-13507
By
BELL-NORTHERN RESEARCH LTD.
Ottawa, Ontario, Canada

for

NASA
National Aeronautics and
Space Administration
A 128 K–BIT
CCD BUFFER MEMORY SYSTEM

By
K.H. Siemens
R.W. Wallace
C.R. Robinson

July 1976

Prepared under Contract NAS1–13507
By
BELL-NORTHERN RESEARCH LTD.
Ottawa, Ontario, Canada
for

NASA
National Aeronautics and Space Administration
FOREWORD

This final report was prepared by Bell-Northern Research, Ottawa, Ontario, Canada, for NASA's Langley Research Center under NASA Contract No. NASI-13507. It describes work performed from August 20, 1974 to February 6, 1976, in the LSI Device Applications Group of the Silicon Technology Laboratory. The project supervisor is Mr. C. R. Robinson. Dr. K. H. Siemens and Mr. R. W. Wallace participated in the development of the memory system and the custom memory exerciser. Dr. S. D. Rosenbaum, Mr. D. E. Brown and Mr. J. T. Caves also participated in the initial design phase or assisted in the debugging of the memory system. The NASA Project Monitor is Mr. A. Fripp.

Development of the 8K CCD memory devices which were used in the memory system was begun prior to the start of this contract. Some characterization of these devices was carried out in a parallel research program, funded by BNR, during the course of the contract. While 87% of the effort described in this report has been funded by NASA Langley Research Center, the remainder 13% was supported by Bell-Northern Research.
## TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Abstract</td>
<td>viii</td>
</tr>
<tr>
<td>Summary</td>
<td>ix</td>
</tr>
<tr>
<td>I.   Introduction</td>
<td>1</td>
</tr>
<tr>
<td>II.  System Characteristics</td>
<td>2</td>
</tr>
<tr>
<td>2.0  Introduction</td>
<td>2</td>
</tr>
<tr>
<td>2.1  System Specifications</td>
<td>2</td>
</tr>
<tr>
<td>2.2  Memory Structure</td>
<td>3</td>
</tr>
<tr>
<td>2.3  Panel Controls and Indicators</td>
<td>5</td>
</tr>
<tr>
<td>2.4  System Operation</td>
<td>8</td>
</tr>
<tr>
<td>III. Detailed System Description</td>
<td>11</td>
</tr>
<tr>
<td>3.0  Introduction</td>
<td>11</td>
</tr>
<tr>
<td>3.1  System Description</td>
<td>11</td>
</tr>
<tr>
<td>3.2  Input Pre-buffer</td>
<td>13</td>
</tr>
<tr>
<td>3.3  Timing Chain and Clock Controls</td>
<td>16</td>
</tr>
<tr>
<td>3.4  CCD Memory Board</td>
<td>22</td>
</tr>
<tr>
<td>3.5  Block Selector and Flags</td>
<td>22</td>
</tr>
<tr>
<td>3.6  Address and Chip Enable Decoder</td>
<td>24</td>
</tr>
<tr>
<td>3.7  Data Output Buffer</td>
<td>25</td>
</tr>
<tr>
<td>3.8  Sequence Controls</td>
<td>25</td>
</tr>
<tr>
<td>3.9  Power Consumption</td>
<td>27</td>
</tr>
<tr>
<td>IV.  Memory System Exerciser</td>
<td>30</td>
</tr>
<tr>
<td>4.0  Introduction</td>
<td>30</td>
</tr>
<tr>
<td>Section</td>
<td>Title</td>
</tr>
<tr>
<td>---------</td>
<td>-------</td>
</tr>
<tr>
<td>4.1</td>
<td>System Specifications</td>
</tr>
<tr>
<td>4.2</td>
<td>Front Panel Controls and Functions</td>
</tr>
<tr>
<td>4.3</td>
<td>Back Panel Controls and Functions</td>
</tr>
<tr>
<td>4.4</td>
<td>Exerciser Operating Procedures</td>
</tr>
<tr>
<td>4.4.1</td>
<td>Start-up Procedures</td>
</tr>
<tr>
<td>4.4.2</td>
<td>WRITE mode Procedures</td>
</tr>
<tr>
<td>4.4.3</td>
<td>READ mode Procedures</td>
</tr>
<tr>
<td>4.5</td>
<td>Conclusions</td>
</tr>
<tr>
<td>V.</td>
<td>System Tests</td>
</tr>
<tr>
<td>5.0</td>
<td>Introduction</td>
</tr>
<tr>
<td>5.1</td>
<td>Test Plan</td>
</tr>
<tr>
<td>5.1.1</td>
<td>Test Equipment</td>
</tr>
<tr>
<td>5.1.2</td>
<td>Memory System Functional Tests</td>
</tr>
<tr>
<td>5.1.3</td>
<td>System Limitations Tests</td>
</tr>
<tr>
<td>5.2</td>
<td>Test Results</td>
</tr>
<tr>
<td>5.2.1</td>
<td>Memory System Functional Test Results</td>
</tr>
<tr>
<td>5.2.2</td>
<td>System Limitation Test Results</td>
</tr>
<tr>
<td>5.2.3</td>
<td>Additional Comments on CCD Performance</td>
</tr>
<tr>
<td>VI.</td>
<td>Further Development</td>
</tr>
<tr>
<td>6.0</td>
<td>Introduction</td>
</tr>
<tr>
<td>6.1</td>
<td>Further Development of Present Buffer Memory Configuration</td>
</tr>
<tr>
<td>6.2</td>
<td>Application of Advanced CCD Memory Device Configurations</td>
</tr>
<tr>
<td>6.3</td>
<td>Other CCD Memory System Configurations</td>
</tr>
<tr>
<td>6.4</td>
<td>Conclusions</td>
</tr>
</tbody>
</table>
Appendices

A. 8K.CCD Specifications
B. 8192-bit Block Addressable CCD Memory
C. Memory System Schematics
D. Specifications for INS4200 RAM
E. Specifications for MH0026 Clock Driver
F. Memory System Exerciser Schematics
G. A 16,384-bit High-Density CCD Memory
H. Preliminary Specifications of the CC16M1
   Recirculating Serial Memory
LIST OF ILLUSTRATIONS

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2-1</td>
<td>Memory System Front Panel</td>
<td>4</td>
</tr>
<tr>
<td>3-1</td>
<td>Block Diagram of Buffer Memory System</td>
<td>12</td>
</tr>
<tr>
<td>3-2</td>
<td>Pre-buffer Start-of-Transfer Timing Waveforms</td>
<td>15</td>
</tr>
<tr>
<td>3-3</td>
<td>Example of RAM Address, RAM and CCD W/R Operations, and CCD Virtual Address Sequences</td>
<td>17</td>
</tr>
<tr>
<td>3-4</td>
<td>CCD Timing Signals</td>
<td>18</td>
</tr>
<tr>
<td>3-5</td>
<td>T.C. Trigger Idle Rate Timing</td>
<td>20</td>
</tr>
<tr>
<td>3-6</td>
<td>CCD Clock Trigger and Address Sequences</td>
<td>21</td>
</tr>
<tr>
<td>3-7</td>
<td>128 K-bit CCD Memory Board</td>
<td>23</td>
</tr>
<tr>
<td>3-8</td>
<td>Data Output Timing</td>
<td>26</td>
</tr>
<tr>
<td>3-9</td>
<td>Total Power Dissipation in READ and WRITE Modes vs Data Rate</td>
<td>28</td>
</tr>
<tr>
<td>4-1</td>
<td>Memory System Exerciser Front Panel</td>
<td>32</td>
</tr>
<tr>
<td>4-2</td>
<td>Block Diagram of Memory System Exerciser</td>
<td>38</td>
</tr>
<tr>
<td>5-1</td>
<td>Range Plot for 128 K-bit Buffer Memory System</td>
<td>51</td>
</tr>
</tbody>
</table>
LIST OF TABLES

<table>
<thead>
<tr>
<th>Table</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>3-1</td>
<td>System Power Dissipation</td>
<td>27</td>
</tr>
<tr>
<td>5-1</td>
<td>Minimum Timing Parameters</td>
<td>50</td>
</tr>
</tbody>
</table>
ABSTRACT

A prototype system has been implemented to demonstrate that CCD's can be applied advantageously to the problem of low power digital storage and particularly to the problem of interfacing widely varying data rates. 8K-bit CCD shift register memories were used to construct a feasibility model 128K-bit buffer memory system. Serial data that can have rates between 150 KHz and 4.0 MHz can be stored in 4K-bit, randomly-accessible memory blocks. Peak power dissipation during a data transfer is less than 7 W., while idle power is approximately 5.4 W. The system features automatic data input synchronization with the recirculating CCD memory block start address. This report provides descriptions both of the buffer memory system and a custom tester that was used to exercise the memory. The testing procedures and testing results are discussed. Suggestions are provided for further development with regards to the utilization of advanced versions of CCD memory devices to both simplified and expanded memory system applications.
A 128 K-BIT CCD BUFFER MEMORY SYSTEM

By K. H. Siemens, R. W. Wallace, and C. R. Robinson
Bell-Northern Research

SUMMARY

A prototype system has been implemented to demonstrate that CCD's can be applied advantageously to the problem of low power digital storage and particularly to the problem of interfacing widely varying data rates. Mass or "bulk" data storage is presently generally configured in serial form and usually rises magnetic media, namely disc or tape. Each of these places limitations in terms of access speed, data bandwidth capability, and power, these systems being electromechanical in operation. Magnetic bubble memory overcomes the latter objection but still presents bandwidth and access speed limitations. Therefore, any consideration of CCD's as a memory medium must take into account the total system objectives. It is feasible to consider a bulk memory consisting either totally of CCD memory or alternatively consisting of a combination of two media, such as CCD and magnetic bubble, or CCD and RAM, to combine speed with low power as in the system herein described. The present study and prototype system is centered around relatively long term storage of sequentially arriving data, in fact a data recorder.

CCD memories each containing 32 shift registers with a length of 256 bits have been arranged to form 32 independently accessible memory blocks. Each memory block has the capacity to store 4096 serial input data bits on a first-in, first-out basis. The system is capable of handling both input and output data rates from less than 150 KHz to greater than 4 MHz. Any length of data input stream, from 1 bit to the full memory capacity of 128 K-bits, can be stored during a transfer operation. Peak power dissipation during a data transfer at the maximum data rate is less than 7W. Idle power is approximately 5.4 W. The memory system was thoroughly exercised with a custom memory tester to determine the operating characteristics.
A considerable amount of logic has been included in this prototype unit to facilitate manual control. With further system optimization and computer control, it is expected that the idle power could be reduced to less than 2 watts, with a corresponding decrease in peak power dissipation. The system capacity could be expanded with relative ease either by increasing the number of memory blocks in a modular fashion or by providing for parallel data storage. The power dissipation does not increase proportionally to memory capacity since a major portion of the power is consumed in the peripheral logic which does not expand significantly with increased memory capacity. A discussion of alternative system architectures built around more advanced device configurations concludes this report.
I. INTRODUCTION

The 128 K-bit CCD buffer memory system that is described in this report was developed at Bell-Northern Research to demonstrate the feasibility of using charge coupled digital memory devices in a system configuration suitable for buffering or storing data occupying a wide bandwidth. After an engineering design study was performed, a buffer memory system incorporating the Bell-Northern Research 8 K-bit CCD was fabricated as a feasibility model. The system is organized as 32 independently-accessible blocks, each having a capacity of 4096 (4K) bits. It has been demonstrated that the memory system can accept, store, and read out serial data streams of any length up to full memory capacity and with transfer rates from 150 KHz to 4.0 MHz.

Although the memory is indeed a low power system, it still contains considerable circuitry that is included primarily to facilitate manual control. Thus the system has not yet been fully optimized for low power operation since much of the circuitry could either be removed if computer control was available or replaced by CMOS logic in single gate or custom LSI form. However, peak system power at the maximum transfer rate is less than 7 watts, whereas idle power is close to 5.4 watts because of the particular circuit implementation used.

The report discusses the controls, I/O signals, and the operational capabilities of the demonstration system. System specifications are provided. A detailed description of the memory system is followed by a description of the tester that was built to exercise the buffer memory. An outline of the tests that were performed and their results is given. System limitations and areas for improvement and further development of CCD systems are discussed.
II. SYSTEM CHARACTERISTICS

2.0 Introduction

This section is intended to provide a general understanding of the memory system and its operation. System specifications are given. Features of the internal memory structure, panel controls and indicators, and system operation from an external point of view are provided.

2.1 System Specifications

The memory system meets the following specifications:

a) Power supplies -
   \[ V_{CC} = 5 \text{ VDC} \pm 5\% @ 2 \text{ amps.} \]
   \[ V_{DD} = 10 \text{ VDC} \pm 2\% @ 1 \text{ amp.} \]
   \[ V_{BB} = -3 \text{ VDC} \pm 5\% @ 50 \text{ mamps.} \]

The current limits are those recommended for the power supplies. They do not refer to actual memory system current drain. \( V_{DD} \) and \( V_{BB} \) are nominal operating points recommended for low power operation. Further explanation of the operating range is made later.

b) Power Consumption -
   Read/Write operation < 7 watts
   Idle operation < 5.5 watts

c) Memory Capacity -
   Capacity = 128 K bits (K = 1024)
   Memory block size = 4 K bits
   No. of blocks = 32 (individually accessible)

d) Clock Input -
   TTL compatible clock with frequency 150 KHz to 4.0 MHz.
   Minimum clock pulse width = 35 nsec.
3.

e) Data Input -
TTL compatible, non-return-to-zero (NRZ) data synchronized with rising edge of clock input. Presence of valid data input is determined by a LOW-true signal (Data Input Available) that is synchronized with the data. One channel for serial data input is provided.
f) Data Output -
TTL compatible, NRZ data output is synchronized with the rising edge of the input clock. Valid data output is presented serially on one channel in synchronism with a LOW-true Data Output Available signal. Data is read-out on a first-in-first-out basis for each block.
g) Access Frequency -
Both WRITE and READ frequencies are determined by the input clock rate, 150 KHz to 4.0 MHz.
h) Idle Frequency -
Idle frequency is maintained at less than 20 KHz provided the input clock is maintained at frequencies between 150 KHz and 4.0 MHz.
i) Operating Temperature -
The system may be operated at normal room temperatures without special environmental controls.

2.2 Memory Structure

The memory system has the capacity to store 128K data bits in 32 separate memory blocks of 4 K bits each. 8K CCD's developed at Bell-Northern Research are used as the storage medium. Complete specifications of CC8M03 CCD decoded memory chip are given in Appendix A. Appendix B contains a paper which provides further detail on the chip design and device characteristics. These devices contain 32 dynamic, recirculating
Fig. 2-1 Memory System Front Panel
shift registers or tracks, each of length 256. Since 4-way multiplexing of the serial input data streams was required to achieve high data transfer rates, the CCD's are arranged in 4 banks of 4 devices each. Hence, each bank of CCD's can store 8 memory blocks.

During a data transfer, all 4 CCD's in the accessed bank are clocked at the access rate (i.e., 1/4 data rate), while the rest of the memory devices in the system operate at 1/4 the access rate in order to maintain address synchronization at the end of each memory block transfer. Details of addressing and data location synchronization are provided in a later section. Random access to any memory block or ordered set of blocks is permitted.

2.3 Panel Controls and Indicators

Before the memory system operating modes are discussed, an outline of front and back panel controls, I/O signals, and indicators is given. Reference may be made to Figure 2-1 which shows a photograph of the memory system front panel. It should be kept in mind that many of the controls are provided only to facilitate manual control of this prototype system. They are not required for a system under computer control.

a) Power supplies -

Three power supplies are required, $V_{CC}$, $V_{DD}$, and $V_{BB}$, with nominal voltages as given in the system specifications. In order to study system operating ranges and power consumption, the $V_{DD}$ and $V_{BB}$ supplies may be varied safely within the following limits:

$$+8V_{DC} \leq V_{DD} \leq 14V_{DC}$$
$$-7V_{DC} \leq V_{BB} \leq -1V_{DC}$$

Power supply connections can be made either on the back panel or on the left side of the cabinet. A power supply switch and 3 LED indicators to monitor each supply are provided on the front panel.
b) Reset -

A pushbutton reset control is provided to initialize logic in the memory system. This button should always be pressed after power turn-on and the input clock is running.

c) Block selectors and block flags -

32 sets of switches and LED indicators are provided to control access to the memory blocks. The switches and LED's are arranged to correspond to the 8 memory blocks in each of the 4 banks of CCD's. The switches are used to select a memory block for a data transfer and the LED's indicate the status of the block-in-use flags; where ON indicates block-in-use, and OFF indicates a block available for storage.

d) Manual/Auto Select -

This toggle switch is used to enable the block selector switches when in manual mode. Only those blocks selected by the block selector switches will be written into or read. In auto mode the block selector switches are over-ridden and all empty blocks are available to accept input data in WRITE mode; all blocks containing data are read in READ mode.

e) READ/WRITE Select -

The system is normally set up to accept input data at any time, i.e., continuous WRITE mode. The READ/WRITE select pushbutton is pressed to start a memory READ operation.

f) NDRO/DRO Select -

Two types of readout operations are permitted. Non-destructive readout (NDRO) permits a memory block to be accessed without disturbing either the data contained in the memory or the status of its corresponding block-in-use flag. Destructive
readout (DRO) causes the block-in-use flag to be reset after a READ transfer request, thereby making the block available to accept new data. Data within the CCD normally recirculates on each track and is destroyed only by overwriting or stopping the transfer clocks for a period greater than the maximum refresh interval.

g) Clear Selected Blocks -
Pressing this button clears all block-in-use flags of those blocks selected by the block selector switches.

h) System Busy Indicator -
An LED is on for the duration of a WRITE or READ transfer operation.

i) Memory Overflow Indicator -
An LED indicates the availability of blocks to accept new data. The indicator will be on during idle or WRITE mode either when all blocks are used in AUTO mode, or all selected blocks are used in MANUAL mode. The LED will be off during a READ transfer.

j) I/O Connectors -
Five standard BNC connectors are provided on the front panel for input/output signal connections. All I/O signals are TTL compatible. An input clock is used to drive the memory system. The clock must be available at all times within a frequency range of 150 KHz to 4.0 MHz. Input data should be NRZ and synchronized with the input clock. Availability of valid data is to be indicated by a LOW-true signal, also synchronized with the input clock. Output data and a data output available signal are provided with the same specifications.

k) BA Connector Socket -
This rear-panel socket is used to provide the block address signals both of the next block to be accessed and the block currently
being accessed. The signals may be used for testing, monitoring, or control.

1) VAS Connector Socket -
Similar to the BA socket, various timing signals (to be described later) are made available.

m) TPA Connector -
This edge connector, mounted on the rear panel, is used to facilitate access to a number of test points within the system.

Schematics for all front and back panel connectors, controls, and indicators are shown on sheet 16 of Appendix C.

2.4 System Operation

The system operation involves 4 main phases,

(1) start-up procedure,
(2) WRITE operation,
(3) system idle,
and (4) READ operation.

(1) Start-up of the system involves presetting the power supplies $V_{DD}$, $V_{CC}$, and $V_{BB}$. A single power-on switch activates all the supplies. A TTL-level clock with frequency in the range 150 KHz to 4.0 MHz is to be provided. The reset switch must be pressed to initialize the system logic.

(2) The memory system can accept for storage in a WRITE operation any serial data stream that is synchronized with the input clock. Valid data is recognized by the presence of a second, coincident, LOW-true signal at the system "data input available" connector. Since data is synchronized with the input clock, data rates from 150 KHz to 4.0 MHz can be accepted. Data burst lengths from 1 bit to the amount of available memory locations can be stored.
Before a WRITE operation begins, memory storage locations should be selected. In AUTO mode, all empty memory blocks are available, with the first portion of the data stream - up to 4K data bits - being stored in the first available block. If the data burst length exceeds 4K bits, memory locations in the next empty block are used. Thus, all empty blocks comprise an ordered set of available memory locations. If less than a block length of data is written, the remainder of the accessed block is filled with non-valid data. The WRITE sequence ends automatically at the end of a block transfer when no further input data is available. Every data transfer thus encompasses an integral number of memory blocks.

In MANUAL mode, only the ordered set of empty blocks within the set of selected blocks can be used to store data. In either AUTO or MANUAL mode, blocks that already contain valid data are skipped in the selection process. There is no restriction on the number of blocks that can be selected.

The WRITE sequence begins automatically whenever the "data input available" signal is presented - provided the "system busy" monitor is not asserted. In the latter case, if the system was in READ mode, the WRITE sequence is delayed until the READ operation is complete. Input data till that time will be lost. Once the "data input available" signal is interrupted, it should not be reasserted until the system busy signal is reset. Storage of each burst of input data begins in the first storage location of the next available memory block.
(3) During a data transfer, the CCD clocks to the accessed bank operate at \( \frac{1}{2} \) the data rate. Retention of data recirculating in the dynamic CCD shift registers in the idle mode is performed by reducing the CCD clock rate to less than 20 KHz.

(4) Data is recovered from the memory by a READ operation, which can be performed destructively or non-destructively. Data in memory blocks that are read non-destructively (NDRO) is maintained and is available for further read-out. Memory blocks that are read destructively (DRO) have their block flags cleared so that access is permitted for a WRITE operation.

The READ sequence is initiated by selecting NDRO or DRO, selecting AUTO or MANUAL mode, selecting an ordered set of blocks to be read if in MANUAL mode, and then pressing the READ/WRITE pushbutton. The memory system reads-out in order all selected blocks whose flag have been set, thereby indicating that they contain data. If the READ mode is requested during a WRITE operation, the READ sequence automatically follows the end of the WRITE sequence. Data output is made available at the front panel BNC connector, is synchronized with the input clock, and is coincident with a LOW-true data output available signal. Data can be read at all specified clock frequencies, i.e, 150 KHz to 4.0 MHz.

All of the operating procedures are controlled manually on the feasibility model. The manual controls could be replaced by computer commands, and generally with considerable reduction in circuit complexity in the demonstration unit. A more detailed description of the system circuitry is presented in the following chapter.
III. DETAILED SYSTEM DESCRIPTION

3.0 Introduction

An evaluation of the feasibility of the memory system requires more detailed knowledge than simply that of the operating procedures and system specifications. A general description of the internal operation of the memory is given in this chapter along with an analysis of each block which comprises the system. Timing information is included wherever necessary for better understanding of system performance and operating limitations. A discussion of the logic device families that were used is related to theoretical and measured system power consumption.

3.1 System Description

In essence, the memory system takes a serial input data stream, routes the data to the first available memory block, and stores the data in successive memory locations. 32 blocks, each with a capacity of 4 K bits are available for data storage. Then upon command, the data in any memory block can be read on a first-in first-out basis and presented in serial fashion to the memory system data output terminal.

Complications to this basic design arise from the dynamic nature of the storage medium, recirculating CCD shift registers. An 8-bit counter, external to the CCD's, provides a virtual address (VA) for each storage location on the CCD shift registers, or tracks. The VA is incremented with each CCD transfer clock cycle, which is maintained at an idle rate for data refresh while the system is not being accessed. Data storage must always begin at the start address of any memory block. This start address is determined arbitrarily by the ZERO state of the virtual address counter, i.e., VA = 0. Since input data may arrive at any time, it is unlikely that the start of the incoming data stream will coincide with the memory block start address. The random start time of input data relative to VA = 0 necessitates the use of a pre-buffer that temporarily stores incoming data until it can be written into the CCD's after the memory block start address has been reached. The input pre-buffer is shown in relation to the other blocks in the system block diagram in Figure 3-1.

Further complications to the design of the pre-buffer and the CCD array are caused by the need to handle data rates in excess of the
Figure 3 — 1 Block Diagram of Buffer Memory System
capability of individual CCD's. Since the 8K CCD is specified to operate at rates up to 1 MHz, 4-way data multiplexing was used to achieve data transfer rates up to 4 MHz. A serial-to-parallel data converter in the pre-buffer is used to route input data along 4 parallel paths to the CCD's. The CCD's are arranged in a 4 by 4 array to accommodate the parallel data inputs. Each bank of 4 memory devices is used to store 8 memory blocks. When the memory is being accessed, 4 bits of data - 1 for each device in a bank - are transferred simultaneously with every CCD clocking cycle.

The block selector logic plays a key role in the data routing process. In a WRITE operation, only empty blocks may be accessed; in a READ mode, only blocks containing data may be accessed. The selector examines the status of the block-in-use flags and the set of selected blocks to determine the first memory block that can be accessed. The signal representing the selected block is decoded as a 7-bit address which is latched into an address register at the beginning of a block transfer. While the transfer is taking place, the block selector searches for the next block to be accessed.

After a readout request has been made, the memory waits until the start address of the first memory block to be read is reached, and then it transfers 4 data bits at a time to a parallel-to-serial converter. In this way, the output is presented as a first-in first-out serial data stream.

Each of the portions of the memory system that have been mentioned and the blocks representing the sequence controls, timing chain, and CCD clock controls as shown in Figure 3-1 are described in greater detail in the following sections.

3.2 Input Pre-Buffer

The input pre-buffer performs 2 basic functions. It performs a de-multiplexing operation to convert the serial input data stream into 4 parallel paths. The pre-buffer also acts as an adaptable, variable-length shift register to synchronize the input data stream with the recirculating CCD memory storage locations. The schematic diagrams of the pre-buffer are shown on sheets 1 and 2 of Appendix C.
The input demultiplexing circuit consists simply of a serial-input, parallel-output shift register that is clocked by the input clock. A multiplexer is used to select either the 4 bits in the shift register or the direct input bit and the first 3 bits in the shift register. The selection of either of these sets of input data is governed by pre-buffer synchronization logic, to be discussed later. Each set of 4 input bits is stored in successive locations in 4 parallel RAM's, each with a capacity of 256 bits. The RAM's which were used were static, low-power, SOS CMOS RAM's from Inselek (INS 4200). Specifications for the INS 4200 RAM are given in Appendix D. RAM address and READ/WRITE controls comprise the remainder of the pre-buffer.

Since 4-way data multiplexing is used, a CCD timing clock is generated with every 4 input clock pulses. The start of an input data transfer initiates a data available control signal (DAC 1), which may be asserted at any input clock period within a CCD clocking interval (1/4 clock rate). These times are indicated at A, B, C, or D in the timing diagram of Figure 3-2. The system now waits until the first 4 data bits arrive before storing them into address 0 of the 4 parallel RAM's. The start point of DAC 1 fixes the position of the RAM data input strobe (RAM WE pulse) within a 1/4 clock rate cycle so that successive 4-bit sets of data can be stored.

It may be noted in Figure 3-2 that the RAM WE pulse can occur in only 3 of the possible 4 timing intervals within a 1/4 clock rate interval. The fourth position is reserved for a RAM read-out cycle immediately prior to the start of the next CCD clocking cycle (initiated by the 1/4 clock rate pulse). Thus, when DAC 1 starts in positions A, B, or C, the data input strobe always begins 4 input clock cycles later. The last 4 bits in the demultiplexer shift register are stored in the RAM with each RAM WE pulse. If, however, the data input stream begins at position D, the input data is strobed into the RAM's during the same interval as if the data had begun arriving at position C. In this case, the 4-bit sets of data that are stored are taken from the input data directly and the first 3 bits in the data demultiplexer.

In the system idle state, the RAM address is held at 0. After the first set of 4 input bits are stored, the RAM address is incremented at the beginning
Input Clock

DAC 1

RAM WE Pulse

RAM Address Clock

* Position of RAM WE Pulse Depends on Start Position of DAC 1

Figure 3—2 Pre-Buffer Start-of-Transfer Timing Waveforms
of the fourth input clock within a \( \frac{1}{4} \) clock rate period, as shown by the timing diagram for the RAM address clock in Figure 3-2. Each set of 4 input bits is stored in successive RAM address locations until the start address (VA = 0) of a CCD memory block is reached. The first set of input bits is then read from the RAM at address 0 and presented to the CCD's for a storage (WRITE) operation. The next 4-bit set of input data overwrites the data previously held in RAM address 0. The RAM address increments and the READ/ WRITE cycle repeats until the last RAM address that was reached before the CCD start address arrived. The RAM address goes back to 0 and the entire process repeats until a complete memory block or set of blocks has been transferred. In this way, the RAM pre-buffer acts as a multiplexed, variable-length shift register. An example of the pre-buffer WRITE/READ sequence, RAM address, and CCD virtual address is shown in Figure 3-3.

3.3 Timing Chain and Clock Controls

Figure 3-4 illustrates the clocking waveforms \( \emptyset_1 \), \( \emptyset_2 \), and \( \emptyset_3 \) and the timing for other related waveforms used in the CCD operation. The waveforms illustrate a CCD READ followed by a WRITE operation.

The CCD timing chain trigger (T.C. Trigger) which initiates the transfer clocking cycle is generated from the \( \frac{1}{4} \) clock rate signal. Each cycle begins by resetting the \( \emptyset_3 \) clock and latching new values of chip enable (CE) and track address. Timing specifications for the T.C. trigger - which determines the \( \emptyset_2 \) set-up time - and the \( \emptyset_1 \), \( \emptyset_2 \), and \( \emptyset_3 \) clocks are given in Appendix A.

The CCD virtual address of the next clocking cycle is changed at the beginning of the \( \emptyset_3 \) clock. The virtual address is out of step with the track address since it has no direct control of the CCD's and it is used in some of the control logic which must be set up before the end of the \( \emptyset_3 \) clock.

In a READ cycle, the data output becomes valid shortly after the rise of \( \emptyset_3 \) and is normally held until the start of the next \( \emptyset_3 \). If data is to be stored in the CCD, the CE and track address are asserted during the first CCD clocking cycle and the WRITE and data input are presented to the CCD's at the beginning of the next cycle (as shown in Figure 3-4). This feature of the CCD write
| RAM Address | 0 | 1 | 1 | 2 | 2 | 3 | 3 | 4 | 4 | 0 | 0 | 1 | 1 | 2 | 2 | 3 | 3 | 4 | 4 | 0 | 0 | 1 |
| CCD Address | 252 | 253 | 254 | 255 | 0 | 1 | 2 | 3 | 4 | 5 | 6 |
| CCD Operation* | – | – | – | – | – | W | W | W | W | W | W |

* Write Data Into Previous CCD Address

Figure 3 — 3 Example of RAM Address, RAM and CCD W/R Operations, and CCD Virtual Address Sequences
Figure 3 - 4 CCD Timing Signals
operation allows time for the RAM pre-buffer to detect the start address (VA = 0) of a CCD memory block, READ the first set of 4 bits from the RAM's, present the data to the CCD's, and then store the data into the 0 address. Thereafter, each set of data will be stored in the proper, successive CCD storage locations.

Controls are designed for the CCD clocking to operate in 3 modes: idle, transfer set-up, and data transfer mode. When the system is in the idle state, that is not undergoing a data transfer, the CCD's should be clocked at rates between 10 KHz and 20 KHz to keep data refreshed and to minimize power consumption. Clock pulses from the \( \frac{1}{4} \) clock rate signal are gated by an idle rate control oscillator to form CCD T.C. trigger pulses at an average rate of less than 20 KHz. Figure 3-5 illustrates the timing involved in generating the idle rate trigger. The duration between T.C. trigger pulses could be either \( t_1 \) or \( t_2 \) (see Figure 3-5), depending on the phase relationship between the idle control oscillator and the \( \frac{1}{4} \) clock rate. The idle control has been adjusted so that \( t_1 \approx 56 \mu \text{sec.} \) and \( t_2 \approx 83 \mu \text{sec.} \) when the input clock rate is 150 KHz. These times correspond to maximum and minimum idle rates of 18 KHz and 12 KHz, respectively. As the input clock increases to 4 MHz the difference between \( t_1 \) and \( t_2 \) becomes negligible. The idle rate then becomes approximately 15 KHz.

When a request for data transfer is initiated, the idle mode control of the \( \frac{1}{4} \) clock rate is immediately overridden. All \( \frac{1}{4} \) clock rate pulses pass through the idle control gating to form T.C. trigger pulses. Since input clock rates may vary from 150 KHz to 4.0 MHz, the CCD clocking rates may range from 37.5 KHz to 1.0 MHz, respectively. In order to reduce system power during a transfer operation, only the accessed memory bank operates at the above transfer rates. All memory banks are clocked at the same rate during the idle mode and after a request for data transfer has been made, until the start address for a transfer has been reached (transfer set-up mode). Then the clocking rate of all non-accessed banks is reduced to a quarter of the clocking rate of the accessed banks. Thus, non-accessed memory banks operate at 9.375 KHz to 250 KHz rates during a data transfer. The CCD clocking rates and the address sequences for all modes of operation are illustrated in Fig. 3-6.
Figure 3-5 T.C. Trigger Idle Rate Timing
Figure 3 — 6 CCD Clock Trigger and Address Sequences
The length of a memory block is 4096 bits, whereas a CCD track contains 256 bits. Therefore, by clocking a non-accessed memory bank at \( \frac{1}{4} \) the access rate, non-accessed tracks recirculate 4 times during a memory block transfer. The virtual address of tracks in both accessed and non-accessed memory blocks are again synchronized at the end of a data transfer. This is illustrated in Fig. 3-6. The dual address labelling (eg. 4094/254) towards the end of the transfer denotes the number of CCD transfers and the virtual address of a CCD track.

3.4 CCD Memory Board

All of the CCD storage devices are located on one board, together with all clock, address, chip enable, and R/W drivers. The schematic for the 4 by 4 array of 8K CCD’s is shown on sheet 4 of Appendix C. A photograph of the CCD memory board is shown in Fig. 3-7. The board has 4 parallel data inputs, with corresponding data outputs. Data outputs, which are TTL compatible, are complementary outputs.

Since the clock lines to the CCD’s represent high capacitive loads, high power TTL-to-MOS drivers (MH0026) are used to drive the \( \phi_1, \phi_2, \) and \( \phi_3 \) clock inputs. Each of the \( \phi_1 \) and \( \phi_2 \) drivers operate 2 CCD’s. The \( \phi_3 \) driver operates 4 devices. Rise and fall time degradations limit the system performance if the drivers are loaded with more devices. Specifications for the MH0026 drivers are provided in Appendix E.

3.5 Block Selector and Flags

Versatility of memory block access is provided by an iterative array of block selector cells and block flags. Schematic diagrams for this portion of the system are given on sheets 7 to 14 of Appendix C.

A block flag is set whenever the memory block associated with it contains valid data. It can be reset by a manual command or by a destructive readout operation.

Each cell of the block selector logic examines signals that indicate if a memory block has been selected for a possible transfer operation, the current status of its associated block flag, and whether or not all lower order memory blocks are available for data transfer. During a WRITE operation, if the block has been selected for a transfer, if the block flag is not set, and if no lower order blocks are available, then the
Figure 3-7: 128 K-Bit CCD Memory Board
block selector cell asserts its "block selected" signal. Only 1 out of the 32 selector signals can be asserted at any time. When the data transfer to the selected block begins, the block flag is set. This action inhibits the block selector signal and sets up an enable signal to the next, higher order block selector cell.

During a destructive readout operation, the complement of the block flag is sent to the block selector circuitry so that only memory blocks that contain valid data can be read. As each block is selected for a READ operation, the block flag is reset.

Since the flag must not be reset during a non-destructive READ operation, an auxiliary flag is used for the block selector control. The auxiliary flag is set at the beginning of the block transfer and is used to indicate to the block selector that the block has been read. If the auxiliary flag were not used, there would be no change in the block flag or block selector signals so that the system would repeatedly read the same block. All auxiliary block flags are reset at the end of a system READ operation.

At the end of a READ operation, when all flagged blocks from a selected set of blocks have been read, a selector overflow signal is asserted to indicate the end of the READ cycle. The overflow signal is asserted during a WRITE operation only when no blocks are available to store more input data.

3.6 Address and Chip Enable Decoder

The block selector prepares for a data transfer by selecting the next block to be accessed. It asserts 1 out of 32 block select lines. The address and chip enable decoder, shown on sheet 6 of Appendix C, decodes the block select lines to form a 3-bit CCD address and a 4-bit chip enable coder. The chip enable code selects 1 out of 4 CCD banks for access. The 3-bit CCD address is a binary code which determines the memory block within a CCD bank that is to be accessed. This 3-bit code addresses the most significant bits of the 5-bit CCD track address. The decoded block select addresses are latched into a register and presented to the CCD memory board only at the beginning of each memory block transfer.
The remaining 2 bits of the CCD track address are used to sequence through the 4 tracks on each CCD which comprise a single memory block. The 2 bits, A₀ and A₁, are determined by the output of a Gray code counter which is indexed each time the VA = 0 signal is asserted after the beginning of a block transfer. Since the A₀ and A₁ signals are also used for sequence controls, a Gray code count is used to avoid hazard conditions.

3.7 Data Output Buffer

The data output buffer, shown at the bottom of sheet 5 in Appendix C, is used to convert the 4-bit parallel CCD output into a serial data output stream. Approximately 150 nsec. after the rise of a D₃ signal, the CCD data outputs are latched into a 4-bit buffer. The output of this buffer is transferred to another 4-bit register at the beginning of the next CCD transfer cycle. Timing diagrams related to the output buffer circuit are shown in Fig. 3-8. After the 4 parallel bits have been latched into the second buffer, each of the data bits in this register is selected in turn by a multiplexer (MUX) whose output is sent to a single bit register. The output of the single bit register, which is clocked by the input clock, provides the first-in, first-out, serial data output stream. For the duration of a valid data output, a LOW-true data output available signal is asserted.

3.8 Sequence Controls

A number of signals are generated to control the sequence of operations within the system. The principle control signals are the READ/WRITE, the data available controls (DAC), transfer request, system busy, and memory overflow. The circuits to generate these signals are shown on sheet 5 of Appendix C.

The system is normally prepared for a WRITE operation; that is, in the idle state, the WRITE signal is asserted. However, no CCD operation takes place since the chip enable lines are inhibited. If a READ operation is requested, the READ request is latched and held until all available memory blocks that have been selected are read once. If a READ request is made during a WRITE operation, the system waits until the end of the data input transfer before it proceeds with a data output transfer. Similarly, a WRITE request is blocked until the end of a READ operation.
Figure 3-8 Data Output Timing
Since a data input burst length may not coincide with a CCD memory block length, DAC (data available control) signals are set up to ensure that the system operation continues until the end of a CCD memory block is reached. Whereas the DAC signal is asserted from the beginning of a request till the end of a data transfer, the transfer request signal is used to control a number of system operations that take place only during the actual data transfer. The system busy signal is used both as a monitor and to block a READ request during a WRITE operation or to block a WRITE request during a READ operation. The memory overflow signal is also used as a system monitor, and as a control to signal the end of a READ operation or the lack of available memory blocks during a WRITE operation.

3.9 Power Consumption

Several device families are used in the system implementation; TTL, low-power Schottky TTL, CMOS, CCD's, and TTL-to-MOS drivers. Since CMOS logic and MOS drivers with a high capacitive load are used in the system, the power dissipation varies with input clock frequency. System idle power is approximately 5.4 W, whereas peak operating power is approximately 7 W. These values result in a power consumption/bit of 41 μW and 53 μW during idle and maximum rate transfer operations, respectively. Estimated power consumptions for each device family are listed in Table 3-1. Measured power dissipation curves for a number of operating modes and over the operating range of frequencies are shown in Fig. 3-9.

<table>
<thead>
<tr>
<th>Device Family</th>
<th>Power Estimate During Idle (W)</th>
<th>Power Estimate During 4MHz Data Transfer (W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TTL</td>
<td>1.01</td>
<td>1.01</td>
</tr>
<tr>
<td>LS TTL</td>
<td>1.73</td>
<td>1.73</td>
</tr>
<tr>
<td>CMOS</td>
<td>negligible</td>
<td>.14</td>
</tr>
<tr>
<td>8K CCD's</td>
<td>.39</td>
<td>.39</td>
</tr>
<tr>
<td>MOS Drivers</td>
<td>1.94</td>
<td>3.79</td>
</tr>
<tr>
<td>Total Estimated Power</td>
<td>5.07 W</td>
<td>7.06 W</td>
</tr>
<tr>
<td>Total Measured Power</td>
<td>5.39 W</td>
<td>6.95 W</td>
</tr>
<tr>
<td>Actual system power/bit</td>
<td>41 μW</td>
<td>53 μW</td>
</tr>
</tbody>
</table>

Table 3-1 System Power Dissipation
Figure 3-9 Total Power Dissipation in READ and WRITE Modes vs. Data Rate
The system power dissipation has not yet been optimized. Some of the logic that is presently implemented with TTL logic could be replaced with CMOS logic. Additional control of the CCD clock drivers could be introduced to reduce DC power consumption of the drivers during the idle mode. It is expected that the system idle power could be reduced to less than 4 watts with a corresponding decrease in the operating power. If the system were redesigned to operate under computer control, the idle power dissipation should fall to less than 2 watts. Any stand-alone system configured as described would lend itself to the extensive use of custom LSI CMOS which would permit significant reduction in power and space. The repetitious nature of many of the modules particularly suggests such an approach.
IV. MEMORY SYSTEM EXERCISER

4.0 Introduction

Due to the complexity and versatility of the memory system it was necessary to design and construct a custom exerciser to adequately test the system. The exerciser would have to perform pattern sensitivity and memory integrity tests as well as standard operational and margin tests. Consequently the tester has been designed to generate and write a number of data patterns into the memory under test (MUT), varying from a simple repeating pattern to a complex pseudo-random data pattern. Provision has also been made to replace 7 bits of any data pattern at specified intervals with an address code to test for memory integrity. In WRITE mode the exerciser can be set up to wait for specific states within the MUT prior to writing data. This ensures testing for correct operation of the memory in a variety of start-up conditions. In READ mode the exerciser operates slaved to the MUT to analyze the serial data output stream of the memory. Errors in the data stream are detected, counted, and the total is displayed on the front panel. The exerciser performs a test of a specific length once for every request.

Limits of the MUT can be tested by varying the operating frequency of the exerciser, thereby varying the tester data rate. To increase flexibility of the test, not only the data pattern but the length of that pattern is variable. This allows sections of the memory to be tested individually, as well as allowing for various size memory systems.

To ensure that testing is reliable and repeatable the specifications of the exerciser must exceed those of the memory to be tested. The primary tester limitation, speed, is at least double that required for the CCD memory system under consideration here.

In this chapter the specifications of the tester will be put forth and the operating procedure will be explained.

4.1 System Specifications

a) Clock Output:

- Repetition rate: 9.6 MHz max.
- Pulse width: 35 nsec. min.
- Level: 2.0 ≤ high ≤ 4.7 V; low ≤ 0.4 V
- Drive capability: ≤ 20 mA @ 4.7 V
4.2 Front Panel Controls and Functions

This section will list controls on the front panel and outline their functions. Refer to the photograph in Figure 4.1 and page 5 of Appendix F for the wiring diagram of the front panel.
Fig. 4-1 Memory System Exerciser Front Panel
a) Switches:
1. Power (SPDT toggle switch)
   - Switches \( V_{CC} \) to the circuit boards and front panel.
2. Reset (momentary-contact pushbutton)
   - Initializes the test system prior to any test. The tester is held in its quiescent state until the Start Test button is depressed.
3. Start Test (momentary-contact pushbutton)
   - In WRITE mode the activation of this button signals the exerciser to begin sending data to the MUT. In READ mode it primes the exerciser to receive data from the MUT.
4. WRITE/READ (SPST toggle switch)
   - Determines the mode of operation of the tester. In WRITE mode the Data Output Available signal is asserted signifying that valid data is being presented to the memory. In READ mode when the Data Input Available signal is asserted, data presented to the tester is analyzed and the errors counted.
5. \( VA = 0/VA = \overline{0} \) (SPDT toggle switch)
   - Engaged in WRITE mode only, it determines where data output starts. In \( VA = 0 \) mode data output consistently starts in the same place relative to the memory system virtual zero address whereas in \( VA = \overline{0} \) mode the start is random, related only to when the Start Test button is pushed.
6. Start Phase (4 position 2 pole rotary switch)
   - Used in WRITE mode only, it designates in which phase the data output pattern of the exerciser starts. It can be used in conjunction with the \( VA = 0 \) circuit for precise data start location.
7. Clock Divider Exponent (dual BCD thumbwheel switch)
   - Determines the frequency of operation of the exerciser in internal mode and the Clock Out to the MUT using the formula
     \[
     \frac{2^{n} \times 9.6 \times 10^6}{2^n} \text{ Hz, where } 0 \leq n \leq 17.
     \] (Caution: the Clock Output maybe interrupted during switching).
8. Clock Select (SPDT toggle switch)
   - Determines which clock is chosen, the internally generated, crystal-controlled, logically-divided clock or an external clock which is brought in from a front panel connector.

9. Data Source (7-position, 2-pole rotary switch)
   - Selects which of 7 sources of data will be used to supply data to the MUT. These sources include a pseudo-random generator, a bank of 16 switches on the front panel, 4 banks of 16 switches (labelled INT 1, INT 2, INT 3, INT 4) internal to the memory exerciser, and an external data source supplied from a connector on the front panel.

10. Data Pattern Selection (16 SPDT toggle switches)
    - These switches determine the pattern of a 16-bit test word. This pattern can be repeated to form the data output of the exerciser.

11. MUX Factor Select (4-position, 2-pole rotary switch)
    - Each data bit can be held for 1, 2, or 4 clock periods as determined by this switch. In this way the parallel paths in a multiplexed memory system can be tested with the same data pattern simultaneously.

12. Data Patterns Repeats Exponent (16-position binary-coded thumb-wheel switch)
    - This switch is a prime factor in determining the length of the data pattern. The length of the data pattern is determined using the formula \( 2^n \times \text{MUX Select} \times 16 \) bits where data pattern repeats exponent is \( n \) and \( 0 \leq n \leq 15 \) for all data patterns except pseudo-random. Because of the structure of the pseudo-random generator the data pattern length is determined by halving the above formula. The pseudo-random pattern depends on the length selected.

13. Insert Block Address (SPDT toggle switch)
    - Allows for the replacement of data with a unique 7-bit code at the beginning of every memory block. For this CCD memory system the code consists of 4 bits to indicate the accessed CCD bank and a 3-bit binary code to represent which of the 8 blocks in that bank is selected.
14. Block Size (8-position, 2-pole rotary switch)
   - This switch is set to the number of storage locations in each memory block, from 256 to 32 K. This determines the number of clock intervals between block address code insertions into the data stream.
15. Data/Data (SPST toggle switch)
   - Permits the exerciser data output to be complemented.
16. Background (SPST toggle switch)
   - Determines the output data logic level which follows the completion of the data pattern.

b) Potentiometers:
   1. Clock Pulse Width (50 KΩ)
      - Is used in conjunction with a monostable multivibrator for control of variable pulse width of clock out (35 ns to 400 ns).
   2. Output Clock Amplitude (10 KΩ)
      - Used as part of a diode clamp circuit, it allows a variable high level of the Clock Out from 2 volts to 4.7 volts.
   3. Output Data Amplitude (10 KΩ)
      - Similar to the output clock amplitude, a diode clamp network allows a variable high level from 2 volts to 4.7 volts.

c) Lamps:
   1. Power (LED)
      - Indicates, when ON, that power is being delivered to the circuit boards and front panel.
   2. End of Test (LED)
      - When ON, indicates that a test sequence, either READ or WRITE, has been completed and the exerciser is in its quiescent state.
   3. Pass (LED)
      - In WRITE mode this light should come on with the End of Test light. In READ mode it indicates that the MUT has successfully stored and reproduced the data originally written into it.
   4. Fail (LED)
      - In WRITE mode this lamp should not light; if it does there is a fault in the memory exerciser. In READ mode, when lit, it indicates that the MUT contains one or more bits in error.
   5. Error Count (DL-707 Seven Segment LEDs)
      - In WRITE mode it should always contain a single zero; any other condition indicates a fault in the exerciser. In READ mode it indicates the number of bits read from the memory
system which differ from the data originally written. Although the display employs reverse ripple blanking, at least one digit, the least significant, should be visible at all times.

6. Data Pattern Selection (16 LEDs)
- Displays the 16-bit pattern selected on any one of the switch registers, internal or front panel, ON indicating a high. In external or pseudo-random data source modes the display should not be lit.

d) Connectors:
1. External Clock Input
   - This connector allows an external clock generator to operate the exerciser and memory system. This permits the variation of clock frequency and pulse width in a continuous scale.
2. External Data Source
   - It permits the usage of data from a source other than the exerciser.
3. Clock Output
   - The clock in the memory exerciser is provided for use as the input clock of the memory system under test.
4. Data Input Available
   - Is used to signal the exerciser that the memory system is sending valid data on the data input line. In READ mode this starts the generation of data for a comparison with that data being received. In WRITE mode this signal line is ignored.
5. Data In
   - Data sent by the MUT is received at this connector.
6. Data Out
   - The exerciser uses this connector to send data to the MUT.
7. Data Output Available
   - This signal when low informs the MUT that the data at the Data Out connector is valid.

4.3 Back Panel Controls and Functions
a) Power
   - Banana connectors labelled +5 and GND designate and $V_{CC}$ input to the memory exerciser.
b) Block Address
- This connector accepts information which is inserted into the data pattern to enable memory integrity tests to be performed. The information required for this operation is 7 signals representing a memory address code. The address codes for both the present block which is accessed and the next block to be accessed are required.

c) Virtual Address
- This connector accepts information to determine the start of the data stream relative to the zero address of the memory device. The signals required for this function are one defining the position of the zero address of the memory (\(VA = 0\)), two to determine the position (phase) in the 4-bit multiplexed data stream (GRO and GRI), and one to define the start of the multiplexed memory clocking cycle (Timing Chain Trigger).

Although the data starts at virtual address zero when the switch is in the \(VA = 0\) position the start position can be moved to any address. This is accomplished through manipulation of an 8-switch SPRD DIP package on the VA Board, which controls the load terminals of a counter. A binary count is set on this switch with the LSB on switch number 8. A binary ONE is set with the switch in the ON position. The present setting with a count of 15 corresponds to a start at memory virtual address 0. If \(X\) is the binary switch setting, then the corresponding virtual address at the data start will be \((241 + X) \mod 256\).

When memory systems other than the CCD memory buffer are to be tested, or when it is desired to disengage the \(VA = 0\) and Start Phase circuitry, a program socket must be changed. This socket, Clock Board device A1, should be inserted with its pin 1 mated with pin 1 of the circuit board socket to disengage the start address and phase logic. The data output will then start at a random address and phase. The program socket is reversed to engage the address and phase logic.

4.4 Exerciser Operating Procedures

References to the basic block diagram, Figure 4.2 will be made in explaining the exerciser operating procedures, detailed schematics of the
Figure 4-2 Block Diagram of Memory System Exerciser
system are provided in Appendix F. This section will cover the procedures for both WRITE and READ modes of the exerciser.

4.4.1 Start-up Procedures

These procedures are standard and must be followed prior to testing any memory system. Power must be applied to the $V_{CC}$ connector on the back panel. Interconnections between the memory exerciser and the memory system should be made via the BNC connectors on the front panel and the amphenol connectors on the back panel. If an external clock or data source is to be used they should be connected to the front panel BNC connectors. At this point the power switch can be turned on and the frequency and pulse width of the clock should be adjusted. The frequency of the internal clock can be selected in binary submultiples of the 9.60 MHz frequency standard by using the Clock Divider Exponent switch. The clock pulse width can be adjusted using the potentiometer on the front panel. If an external clock is selected the frequency and pulse width of the Clock Out are those of the external pulse generator. Regardless of which clock source is selected the amplitude is controlled by a potentiometer on the front panel. The WRITE/READ switch should be placed in the WRITE position in preparation for a WRITE operation.

4.4.2 WRITE Mode Procedures

Prior to a WRITE operation all variables must be assigned values. Following the block diagram the first variable encountered is the virtual address circuitry; this will determine where the exerciser begins generating data relative to the MUT start address. Two modes can be selected; either $VA = 0$ which starts data while the address of block is at zero, or $VA = \bar{0}$ in which the data start position is random. Both modes however, allow for selection of data starts in any of the 4 clocking phases between CCD clocking cycles.

The MUX Factor Select switch is used to hold each data bit for 1, 2, or 4 bit times to exercise each of the parallel paths in a multiplexed memory with the complete data pattern. The selection switch divides the frequency of the clock to the data generator by the MUX factor.

The choice of data pattern should then be made using the Data Source Selector. If the switch registers are chosen, and 16-bit repeating pattern can be set up. The Block Size should be set to correspond with
that of the MUT so that the block address code can be inserted into the data stream at the correct times if this option is selected. After determining the length of the data pattern required, the Data Patterns Repeat Exponent should be set to obtain that length. The logic level on completion of that pattern must be set with the background switch. The tester data output can be complemented by selecting the DATA position of the DATA/DATA switch. Finally, the data output amplitude should be set. Once the controls on the front panel have been adjusted it is necessary to push the Reset button to ensure that variables set or changed on the front panel will be loaded into the exerciser circuits prior to starting the test.

By pressing the Start Test button the WRITE sequence begins. The exerciser system waits for the proper address location if the VA = 0 control is engaged, and the proper clocking phase prior to starting the data generator. Data will be generated until the data pattern repeats counter overflows. The data control circuitry then shuts off regardless of the state of the memory system.

When the End of Test light comes on the WRITE operation has been completed and the exerciser is in its quiescent state awaiting its next operation.

4.4.3 READ Mode Procedures

The anticipated data output of the MUT is generated within the memory exerciser for direct comparison with the actual data output. The front panel controls must be set up to generate this anticipated pattern. Since the background is not generated until the completion of the data pattern, the Background control has no effect on the test. The VA = 0/VA = 0 and Start Phase controls do not effect the test since these controls are activated only in WRITE mode. The clock frequency, amplitude, and pulse width may be varied within the limits of the memory exerciser. Finally the WRITE/READ switch should be in the READ position. Provided all these conditions are met the Reset is the last button to be pressed before the Start Test is activated. The exerciser is now primed and waiting for the Data Input Available signal to be asserted, thereby indicating that valid data is being presented at the Data Input terminal. Internally generated data and data from the MUT are presented simultaneously to the data comparator. Any deviation from the anticipated data output will be considered an error.
Errors are totaled and registered on a decimal display on the front panel. An error count is accumulated until the Data Input Available signal goes high or the Data Pattern Repeats counter overflows. Upon the completion of a test the error counter is disabled and the End of Test lamp comes on simultaneously with either the PASS or FAIL indicator.

4.5 Conclusions

The sole purpose of the memory exerciser is to adequately test the memory system attached to it. With the addition of a digital logic recorder it also becomes a versatile memory system debugging tool and an effective demonstration system. The logic recorder also permits the diagnosis of factors limiting the operating range as well as failure modes associated with the system design.

To this end the memory exerciser must be able to exercise both the actual memory of the system and the peripherals used to control that memory. The effectiveness of this type of testing depends on the operator to perform tests which localize the errors and vary the tests as necessary to determine the source of the errors.
V. SYSTEM TESTS

5.0 Introduction

A series of tests have been used to verify correct operation of the buffer memory system and to examine the system limits of operation. Debugging methods will not be discussed since debugging is here considered to refer to investigation procedures required to isolate and correct a fault that was found during testing. The only discussion of fault correction will concern necessary changes to the system due to hitherto unsuspected characteristics of the memory devices. Emphasis is placed on testing techniques suited to block-oriented random access memories which use shift register type devices. This chapter contains an outline of the tests that were performed and the results of those tests.

5.1 Test Plan

A testing program was devised to exercise the memory with a sufficient number of data test patterns to demonstrate that the memory is insensitive to the pattern of the data and to verify the integrity of memory locations; i.e., input data must be stored in specified locations and only in those locations. Data storage and retrieval also inherently test most of the memory system logic controls. Limits of operations are studied by varying the CCD clock timing, the clocking frequency, the input clock pulse width, the input data and clock voltage levels, and the levels of the system power supplies.

5.1.1 Test Equipment

Several pieces of equipment were indispensable in carrying out the buffer memory system tests. The equipment included;

(a) an oscilloscope - Tektronix model 7603, 4-trace oscilloscope,
(b) custom memory exerciser - described in chapter IV,
(c) pulse generator - 10 MHz. range,
and (d) digital logic recorder - Biomation model 810-D
Triggering of the digital logic recorder could be made on any trace or any combination of the 8 traces. This feature enabled the tester to isolate any fault and observe the timing of test points both before and after the occurrence of the fault.

5.1.2 Memory System Functional Tests

The testing program and some of the rationale for the tests is given below.

1) WRITE/STORAGE/READ operations: A standard test pattern (see below) at a nominal 600 KHz data rate is used to check operation of all logic circuits involved in the WRITE mode of operation. The data stored in the WRITE operation is retained for a nominal period of time, e.g., 1 minute, and verified for retention by a READ operation clocked at 600 KHz. The readout is also used to check all logic involved in a READ operation.

2) Pattern sensitivity: The custom memory exerciser of chapter IV is capable of generating a large variety of data test patterns. Although additional patterns may be needed for debugging faults, the limited set of test patterns described below have been found to be well-suited to testing recirculating serial CCD shift register memories. The patterns are varied both in sequence and in length. The system was tested with each of the patterns described below and their complements.

(a) Standard test pattern: \((10111101000000)\) repeated \(2^n\) times, where \(n\) is an integer equal to or greater than zero. Any pattern that repeats in integral number of times within a CCD track recirculation or a memory block length makes for easy observation on an oscilloscope because of the ease of oscilloscope triggering. Although the oscilloscope trace is useful as a first indication that the memory system shows signs of correct functioning, the results may be misleading. For example, a single bit error within a memory block may not be observable on the oscilloscope since the trace trigger may not show the particular repeat of the test pattern which contains the fault. However, the custom memory exerciser has been designed to read out the total number of data bits in error during a memory system readout operation. Therefore,
even single errors in any test run can be detected. By triggering on the tester error signal, the digital logic recorder can be used to analyze the fault condition.

Since the CCD storage medium is a recirculating shift register, all memory storage locations within a track are exercised with each data bit. Therefore, testing routines that have been designed for RAM's may not be suitable for CCD's. The standard test pattern described here gives a strong indication of correct CCD performance. If the memory exerciser is set to MUX = 4, then each CCD will receive the complete data pattern. Then, each storage location is exercised both with a 0 following a string of 1's and with a 1 following a string of 0's. The pattern also contains single "01" and "10" combinations.

Since each data bit exercises each storage location within a track, a more severe test is to demonstrate that a stored 1 can be overwritten by a 0, and a stored 0 can be overwritten by a 1. This test is easily accomplished by first storing the standard test pattern into any memory block. Then the block flag for that block is cleared. Since the CCD clock rate is never reduced below the minimum transfer rate for the CCD's, data in the CCD's are never destroyed by a destructive readout or a block flag clearing operation. Then, the compliment of the standard test pattern is entered, thereby overwriting each previously stored data bit with its compliment.

A second manipulation of the standard test pattern is used to exercise another critical point in the CCD operation, particularly if the data outputs of the CCD's are wire-OR'ed, as is the case with the buffer memory. It is important to exercise the last data bit in the last memory block to be accessed in one memory bank and the first bit in the first memory block to be accessed in another memory block with all combinations of data bits, i.e., 00, 01, 11, and 10. It is at this point when the CE signals to the chips in each memory bank switch state. This test is easily accomplished by ensuring that the number of data patterns repeat exponent on the memory exerciser is large enough to make the pattern length great enough to test contiguous memory banks. Then
the WRITE, idle, READ tests are repeated with the standard pattern (1011111101000000), its compliment (0100000010111111), a shifted standard pattern (0101111110100000), and the compliment of the shifted pattern (1010000001011111). Since an integral number of these patterns is contained within a memory block, the last bit of the pattern is the last bit in a memory block, and the first bit will be the first bit in the next memory block.

(b) Single bit pattern (0000000000000010): Although this pattern could be used to perform similar tests to the standard test pattern, the single bit pattern can be used both to check crosstalk and to demonstrate the storage of only 1 bit when the rest of the memory contains its compliment. First, the entire memory is filled with 0's. Then, the exerciser's number of patterns repeat exponent is set to 0, and the background bit is set to 0. The block flag of any memory block is cleared and the test pattern is entered. Then, the entire memory is checked to ensure that the only "1" bit is located in the proper position in the accessed memory block. All other bits in every memory block must remain 0. The compliment of this test should also be performed.

(c) Pseudo-random pattern: Pseudo-random data, whose pattern varies according to the pre-determined data length, is used to more closely simulate real operating conditions than do repeating patterns.

3) Test data length: The memory system has been designed to accept any length data stream up to the available memory capacity. Any of the test patterns described above could be used. Since the memory structure uses 4 tracks of each CCD group for a block, a complete CCD group (8 blocks) for a memory bank, and 4 banks for the system, a suitable set of test data lengths would be:

(a) less than ¼ block length, say, one 16-bit pattern
(b) exactly ¼ block length,
(c) ½ block,
(d) 1 block,
(e) 2 blocks,
(f) 8 blocks (1 bank),
(g) 2 banks,
(h) 4 banks,
and (i) more than 4 banks to exceed memory capacity.

Test data length of less than 1 block is required to check transfer timing logic to ensure only integral block length transfers are made. Similarly, integral block lengths are needed in the test to ensure that 1 data block is stored in precisely 1 memory block, with no under or overflows. The overflow indicator and transfer halt logic is tested by using data lengths equal to or greater than the available memory capacity.

4) Memory integrity: Tests must be performed to ensure that all input data is stored in the assigned memory locations and only in those locations. Three techniques were used.

(a) The custom memory exerciser was designed to permit a unique address code to be inserted as part of the data stream for each memory block. The address code contains chip enable and block, in bank code information. Readout of each memory block in turn is monitored with the digital logic recorder to capture the beginning of each memory block transfer. A check of the address codes in the data stream verifies the uniqueness of each memory block and the correct functioning of the address logic.

(b) The test involving the single bit pattern as described above is also a check for memory integrity.

(c) If a pseudo-random pattern whose length is equal to the total memory capacity is used, then every memory block will be filled with a different pattern. Such a test confirms the uniqueness of the memory blocks.

5) Block and Bank Access: The block selection controls must be exercised in a number of ways. Some of the tests described below are performed inherently in the above tests. The system provides the option for automatic or manual selection of access to the memory blocks.

In AUTO mode;

(a) set data pattern length equal to 1 block, repeatedly request WRITE transfer until the memory system is full. With each access, the next empty location, regardless of the states of the individual block selection switches, should be filled.
(b) repeat (a) with data pattern length less than 1 block,
(c) repeat (a) with data pattern length greater than 1 block,
(d) clear some of the memory block flags in each bank and repeat tests (a) to (c),
(e) WRITE into a single block, then READ,
(f) WRITE into several contiguous blocks, up to full memory, then READ,
(g) WRITE into several blocks, clear some of the block flags, then READ. In each of these tests, all blocks whose flags are set, should have been accessed in turn. The digital logic recorder is useful in this test if the CE and track addresses are monitored.

In MANUAL mode,

(a) all of the tests in AUTO mode are repeated, except access to the blocks is controlled manually in sets of 1 block, several blocks that are not necessarily contiguous, 1 bank, several banks, or full memory,
(b) WRITE into a block in 1 bank, verify that data has been stored correctly; WRITE into a block in another bank and verify. Again verify the data in the first block, and then again in the second block. This test is needed to verify that access to any block during one transfer does not affect data stored during a previous transfer.

In both AUTO and MANUAL mode, check that any set of block flags may be cleared manually. The overflow monitor is also involved in controlling memory access. In MANUAL mode, if there are no empty blocks that have been selected, even though the memory is not full, input data should not be accepted. As soon as even 1 empty block becomes available, by manual selection of an empty block, by clearing the flag of a selected block, or by a destructive readout, the memory overflow monitor should reset.

6) Readout Controls: Two methods of data retrieval are permitted, destructive readout and non-destructive readout. The test of these controls could be performed during the course of the block and bank access tests. A check should be made in the non-destructive readout mode that the block flags remain set after the data transfer. In
the destructive mode, each flag for a block that has been accessed will reset. During a non-destructive readout test, if the memory overflow monitor was on before access, the monitor should go off during the readout and be re-asserted at the end of the data transfer.

7) Input Data Synchronizing Controls: The buffer memory system must be tested to ensure that it can accept incoming data beginning with any input clock pulse, regardless of position relative to the CCD start address or the CCD timing chain trigger interval. However, input data will be lost if the data input starts during a READ operation. The custom memory exerciser has the capability of initiating the test data stream during any preselected CCD virtual address and during any input clocking interval between CCD T.C. trigger pulses, which are denoted on the memory exerciser as start phases 0, 1, 2, or 3. It is particularly important to test the system with input data that begins while the VA = 0 signal is asserted, since this signal is involved in a great proportion of the system timing controls. Testing is adequate if the start of data location test is repeated for each of the 4 input clock phases during CCD virtual addresses 255, 0, and 1. Timing controls operate identically for start points in all CCD virtual address locations other than VA = 0.

5.1.3 System Limitations Tests

The system limitations are defined by the upper and lower limits of data access frequencies, the clock and data levels, and the power supply range that permits operation over the specified frequency range. Each of the parameters which affect the limitations listed above should be adjusted to determine system performance capabilities.

(a) Data access frequencies: The data access frequency limitations are defined by the CCD clock timing, the timing chain trigger frequency, the timing chain trigger pulse width, and the RAM WE pulse width. Each of the pulse widths should be reduced to the minimum width that will permit system operation at the nominal CCD power supply operating point of $V_{DD} = +10$ VDC and $V_{BB} = -3$ VDC. Since the 3 clock pulse width varies according to clocking frequency, the minimum 3 width will determine the maximum trigger frequency. The minimum frequency will be determined either by the CCD refresh timing interval requirement or the idle frequency controls.
(b) Data and clock levels: Since the system inputs are required to be TTL compatible, the system should be tested with data and clocking logic ONE levels at both 2.4V and 5.0V. The input clock pulse width may also be varied to determine its limits.

(c) Power supply range: After satisfactory system performance has been achieved at the nominal CCD operating point, $V_{DD} = +10V$, $V_{BB} = -3V$, each of the power supplies are adjusted until system errors appear. A suitable test pattern for this test is a pseudo-random pattern of full memory capacity test. A range plot, sometimes called a Schmoo plot, can be drawn to show the range of operation.

5.2 Test Results

5.2.1 Memory System Functional Test Results

Each of the functional tests was performed on the memory system. Although a number of faults were detected with these tests, the faults have all been isolated and corrected. At a nominal 600 KHz input clock frequency, with all inputs at standard TTL logic levels, and with $V_{DD} = +10V$, $V_{CC} = +5V$, and $V_{BB} = -3V$, the system now passes all the functional tests. Both WRITE and READ operations have been verified. Data has been retained in the idle mode during a 24 hour test. All test data, regardless of pattern or length, can be stored and retrieved from the memory system. Memory integrity has been verified by using the block address code insertion into the data pattern, by the single bit pattern, and by the pseudo-random pattern test. All memory blocks can be accessed individually or in ordered sets. Access can be made either in AUTO or MANUAL select mode. Both destructive and non-destructive readout operations can be performed. It has been verified that incoming data can be accepted at any time without loss of any bits unless the data begins during a READ operation. Only data that arrives during idle mode or at the end of the READ cycle will be retained. A READ request that is initiated during a WRITE operation does not affect incoming data.

5.2.2 System Limitation Test Results

When the CCD clock timing parameters and the RAM WE pulse were adjusted to the minimum values as listed in Table 5-1, the system could be operated
with clock rates from approximately 120 KHz to 4.25 MHz. To allow operating tolerances, the memory system frequency range is specified to be 150 KHz to 4.0 MHz. The input clock pulse is required to be a minimum of 35 nsec. wide to operate the system.

### Timing Parameter

<table>
<thead>
<tr>
<th>Timing Parameter*</th>
<th>Minimum Timing (nsec.)</th>
</tr>
</thead>
<tbody>
<tr>
<td>T.C. Trigger (Ø3 – Ø2 reset)</td>
<td>160</td>
</tr>
<tr>
<td>Ø2</td>
<td>330</td>
</tr>
<tr>
<td>Ø2 – Ø1 overlap</td>
<td>100</td>
</tr>
<tr>
<td>Ø1</td>
<td>135</td>
</tr>
<tr>
<td>Ø1 – Ø2 overlap</td>
<td>95</td>
</tr>
<tr>
<td>Ø3 delay</td>
<td>290</td>
</tr>
<tr>
<td>Ø3</td>
<td>130</td>
</tr>
<tr>
<td>RAM WE pulse (LO true)</td>
<td>180</td>
</tr>
</tbody>
</table>

*See Appendix A for timing diagram

Table 5-1  Minimum Timing Parameters

All system inputs were demonstrated to accept TTL logic levels. The range of system operation as a function of both CCD power supplies and frequency is shown in Fig. 5-1. Some evidence was uncovered during debugging indicated that the upper frequency limit was caused by the RAM frequency limit, rather than the CCD's. A READ operation was successful at over 4.5 MHz. Although the system will operate with lower power dissipation at $V_{DD} = +10V$ and $V_{BB} = -3V$, the tolerance allowable on the power supplies was found to be relatively small. Wider operating margins, at the cost of greater power dissipation, are possible if $V_{DD} = +12V$ and $V_{BB} = -5V$ are selected as the supply voltages.
Figure 5-1 Range Plot For 128 K–Bit Buffer Memory System
5.2.3 Additional Comments on CCD Performance

In the course of system testing and debugging, a number of unsuspected characteristics of the CCD memory chips were uncovered.

1) The memory system was originally designed to keep the CCD clock level static to those memory banks which did not contain active blocks. The clocks would be maintained at those levels needed to keep driver dissipation low, i.e., the $\Omega 1$ and $\Omega 3$ clocks would be kept high. The power supply to the $\Omega 2$ driver, whose output would have to be in the normally high-dissipation, low output state, could be gated to conserve power. However, it was found that the CCD's would not accept input data reliably unless they were clocked for nearly one shift register recirculation, that is, 256 transfers. Hence, all memory banks, whether actively retaining data or not, are clocked at 15 KHz ±3 KHz during the idle state.

In a memory system redesign, the clocks could be controlled to start 1 recirculation before a data transfer. Since the $\Omega 1$ and $\Omega 3$ drivers have such low duty cycles in the idle mode, there would be no significant power saving by switching to a static mode. Only if power supply gating to the $\Omega 2$ drivers were implemented would there be a driver power dissipation saving. However, a speed penalty would probably be incurred unless the power supply gating - which in itself must operate with less power than the power to be saved - must be able to supply the large charging current required for $\Omega 2$ operation. The system clocking is presently tuned for 4 MHz operation. If the power supply gating is inefficient, the rise and fall times of the $\Omega 2$ clock output are increased, thereby reducing the maximum system clocking rate.

2) In the initial design, the $\Omega 3$ clock input to the CCD was also tied to the CCD pin 8 (sense amp data output) to achieve an on-chip data sample and hold. This would save an external data buffer register. For a single CCD memory this feature works properly. However, if the data outputs of several devices are wire-ORed, then if the last output
bit from one device is LOW (and CE is inhibited) then the output node remains LOW and will not recover for several clocking intervals, thereby possibly causing errors in the data outputs from other devices. This fault was corrected by tying the pin 8 of each CCD to $V_{DD}$ instead of $\Phi 3$. The output node then recovers at the beginning of the next $\Phi 2$ interval. Since data is no longer maintained with an internal sample and hold, and external data buffer has been added. Output data is strobed into the buffer approximately 150 nsec. after the rise of $\Phi 3$. This solution also overcame the CCD characteristic that is described below.

3) In most memory systems, the $\Phi 3$ clock could be expected to operate with a fixed pulse width. Since power consumption in a clock driver is reduced when the driver output is high, the $\Phi 3$ clocks in the buffer memory system were designed to have a variable pulse width. As the system frequency is reduced, the $\Phi 3$ pulse width stretches. Output data is specified to be valid till the end of the $\Phi 3$ clocking period. However, it was found that the data output from some devices reverted to the HIGH state after a few microseconds. This phenomenon appears to be related to the track used to store data and to the proximity of the power supply operating point to the edge of the CCD range of operation curve. There would be no error at high frequencies or if the data output would normally be HIGH. This condition was easily overcome by the extra data output buffer mentioned above.
VI. FURTHER DEVELOPMENT

6.0 Introduction

The current feasibility design has demonstrated that CCD's can be applied advantageously to the problem of low power digital storage and particularly to the problem of interfacing widely very data rates. Undoubtedly much of the benefit related to using CCD's as opposed even to devices such as a low power RAM lies in the amount of data that can be stored that does not require direct interaction with on-chip or off-chip peripheral circuitry. Each stored bit of RAM must be fetched by addressing its location via peripheral circuitry, whereas the data stored in each CCD block automatically arrives at the output port without any direct action other than clocking being required. Storage is affected in a similar fashion. Therefore a simple counter with no direct interaction with the CCD's is sufficient to supervise the location of all bits within a data block.

Mass or "bulk" data storage is presently generally configured in serial form and usually comprises magnetic media, namely disc or tape. Each of these place limitations in terms of access speed, data bandwidth capability, and power, these systems being electromechanical in operation. Magnetic bubble memory overcomes the latter objection but still presents bandwidth and access speed limitations. Therefore, any consideration of CCD's as a memory medium must take into account the total system objectives. It is feasible to consider a bulk memory consisting either totally of CCD memory or alternately consisting of a combination of two media, such as CCD and magnetic bubble, or CCD and RAM, to combine speed with low power as in the system herein described.

It is apparent that the present study and prototype system is centered around relatively long term storage of sequentially arriving data, in fact a data recorder, and that continuous high speed access or high speed recovery of stored data is not the highest priority. Therefore, a combination of two storage media in an optimized fashion is economically sound. There are a number of options to be considered when accessing future system architectures:
(1) utilization of the present memory device or its direct successor, and optimizing the system architecture,

(2) utilizing the latest advances in CCD memory device design,

or

(3) configuring a specific device architecture to optimize the system design.

Each of the options will be evaluated in discussions concerning both expanded versions of the prototype buffer memory system and related CCD memory system architectures.

5.1 Further Development of Present Buffer Memory Configuration

The present memory system is a prototype feasibility model of limited memory capacity and contains features that can either be simplified or augmented in a future CCD memory system. A larger system of the same form with a capacity of, say, 1 M-bit to 10 M-bits is considered to be feasible. Here a number of options which can be made in an expansion of the present memory configuration are discussed.

The current design provides for access to any ordered set of memory blocks within the 32 available. Completely random access to the blocks can be made only by successive transfer requests to individual data blocks. Some time to set up the request and address synchronization is needed between transfers. Although this limitation is probably not serious in the readout mode, it could be detrimental to storage of a long data input stream. It is recommended that an expanded memory system be based on computer control, both to provide complete randomness of data block selection and to optimize the peripheral hardware. The hardware that is presently used to identify and control blocks in use and address decoding logic would then be completely eliminated. The system, presuming the same general specifications concerning data rate, etc., would then reduce to the clock drive circuits, the storage devices, the output buffer, and the input pre-buffer comprising the high-speed RAM's. This represents a tremendous simplification in memory system hardware and for any expanded system
must be considered essential to the economic viability of such a buffer memory system. The use of high speed bipolar microprocessors, or perhaps even existing MOS microprocessors of the 8080A variety would permit control of a memory system orders of magnitude larger than the present model. Possibly this would render the use of a different memory medium such as magnetic bubbles for the long term storage less attractive than would at first appear. Conversely present day microprocessors conceivably have the speed and power to affect control over a complete dual media memory system.

Assuming sequentially arriving data streams at varying data rates, the requirement to capture and store these "blocks" of information for subsequent use or transmission would be met by the identification by the microprocessor of an available memory block. The block size can change from the present 4K size. With the existing configuration which uses 8K CCD's and 4-way multiplexing, the block size can vary from 1K to 32K. The microprocessor would store the status of the data blocks and, if necessary, some pertinent information relating to the material content of each data block so that recall can be affected, under program control, according to the type of information required, the data source, or even the time of data capture. A substantial portion of the input pre-buffer, such as the RAM buffer, could be eliminated if the microprocessor were to store the CCD virtual address concurrent with the start of the block transfer. There would be no need to wait for the CCD zero virtual address before starting the CCD input transfer. Output transfers would begin when the block virtual address matched the stored start address.

For a large system, expansion should be by duplication of the basic memory module - including clock controls and virtual address circuitry - rather than by simply expanding the number of banks in a system. This is necessary to maintain minimum power dissipation since all non-accessed banks in the memory module are called upon to operate at one quarter of the clock frequency of any bank that is accessed; this obviously increases the power drain at higher clock rates. Allowing duplicated complete subsystems to remain at idle rate while data is being transferred in or out of an accessed
bank in one subsystem ensures minimum power dissipation. It may also be noted that peripheral hardware does not increase proportionally to increased memory capacity. Therefore, in a large memory system, particularly one that is partitioned into several memory modules, the average power dissipation per bit is reduced substantially both in idle and transfer modes.

No mention has yet been made of the possibility of providing parallel data streams. Duplication in a parallel fashion of the subsystem as described above can provide multiple channel parallel data transfer into and out of the memory. Under program control, the system could handle either single channel serial data or parallel format word transfers. Thus, 8 subsystems in parallel would permit a maximum of 32 M-bits/second data transfer rate.

5.2 Application of Advanced CCD Memory Device Configurations

It now remains to examine the potential of different CCD memory device configurations to the application of expanded memory systems. The present BNR CCD memory device organization is in many respects particularly suited to the application. Considering low power in the "idle" mode to be the highest priority then the refresh of data within the device every 32 clock pulses permits extremely low clock frequencies to be used with a consequent power benefit. Any dynamic semiconductor has an inherent storage period without refresh of approximately 2 msec. at room temperature. This figure is determined by allowing between one and two orders of magnitude margin for dark current saturation, thus most devices will retain data for 50 to 200 msecs. before false data bits are detected. By refreshing data more frequently (i.e. fewer clock cycles between refresh) on the device an overall lower idle power is required. It is feasible to consider 16K CCD's of the same organization, and indeed there is in the market now a device very similar in organization to the BNR device, the Intel 2316 16K bit CCD. However, this device is not as simple to use and requires extensive peripheral circuitry, thus detracting from the appeal of its potential low power performance. It would be quite feasible to modify the present 8K design to reduce the size and increase the total storage to 16K bits at the same time retaining the inherent low power operation consistent with the basic 32 bit between refresh mode.
Long term retention of data with the present system represents no problem and it can easily be shown that much of the circuitry presently devoted to control during idle operation can be fabricated in custom CMOS, thereby drawing negligible system power. Circuit developments in industry have now produced clock drivers with low D.C. power dissipation leaving the fundamental $CV^2f$ product as the prime power dissipation component.

Computer memory systems have one overriding criterion, they must cost as little as possible. Thus CCD memory device design has concentrated on maximizing density and secondarily providing higher operating speeds and low power. A new architecture recently proposed and developed by Bell-Northern Research uses a form of data multiplexing to increase the memory density while at the same time making on-chip drive of that memory feasible. This is the serial-parallel-serial (SPS) structure described in Appendix G. One drawback of this design in the present system context is the reduction in dynamic range of data rates which can be handled. Whereas the 8K CCD was optimum from the point of view of offering at least a two decade range of data rates, this is not possible with the SPS structure. The two limitations are:

1. **Upper data rate.**
   - The speed with which a CCD shift register will run and the clock power required to drive it at that speed.
2. **Lower data rate.**
   - The time for which data is stored on chip between refresh.

With the 16K CCD, the input and output high speed shift registers (presently specified at 10 MHz) place the limitation on the upper data rate, whereas the bulk memory array size determines the limitation of the lower data rate. (The 16K CCD having 4K bits of storage in the bulk means a nominal 2 MHz lower data rate for 2 msec. storage time. Actually the device is specified at 1 MHz permitting 4 msec. data storage.) Reducing the number of the storage elements between refresh would improve this range down to the present 8K with 32 bits between refresh which allows approximately 10 KHz as a lower data rate.
However, there is of course a penalty in terms of area per bit due to the increased number of refresh amplifiers required by the 8K CCD.

Implementation of a buffer memory using the 16K CCD can be accomplished with substantial improvement in overall performance. An upper frequency limit of the data rate, 5 MHz, can easily be met by direct interfacing of the CCD memory device. The time taken for the memory to recirculate at high speed is 400 µsec. This, therefore, is the worst case delay for which arriving data would require buffering before being written into the CCD memory. Thus a simple, small serial buffer is all that is required to interface a low speed data stream to the storage device. Various multiplexing schemes are feasible using this device to both increase the high data rate or reduce the lower data rate consistent with low power operation of the device.

If the requirement is restricted to capture of high speed data and recall of that data subsequently at that data rate or lower (say down to 150 KHz for bubble memory compatibility), then a simplified design will suffice with two shift registers; one for data storage, and the second taking data from the first for output buffering. Each shift register has separate clocking.

In the present 16K CCD organization, each device has four inputs and four outputs, therefore by using a four bit buffer a data rate of up to 40 KHz could be captured in one device. If this is not a desirable feature then possibly either a simple modification of the design to permit only a single input and output or the provision of a two bit address and control of individual 4K block write/recirculate lines may be preferred. A redesign of the present 16K could also dramatically reduce the present quiescent power dissipation which is due to a number of timing overlaps on dynamic gates. Present day technology can achieve smaller 16K designs or 64K designs, thereby again reducing the operating power per bit associated with the bulk memory $CV^2f$ product and the overhead D.C. power dissipation.
The design of a 1 - 10M bit memory buffer could be implemented equally well either using the present 8K CCD organization or the very different 16K CCD organization. The trade-off is between data bandwidth range and low idle power. Low idle power becomes a problem only if the CCD is the only memory medium being used. If non-volatile memory such as bubble is to be used for the longer term (minutes and hours), then low power during capture and transfer is more important because the CCD memory will become inoperative for the majority of the time, thereby having close to zero dissipation.

5.3 Other CCD Memory System Configurations

Alternate memory system configurations can be suggested from the feasibility model. Rather than a system expansion, a relatively simple data recorder can be envisioned. A minimum block size of 1K-bits with purely sequential block access can be used as a tape recorder replacement. If some data loss can be tolerated either at the beginning or end of a transmission - such as with a tape recorder - no complex data synchronizing logic is required. If the data bandwidth were restricted to 10 KHz to 1 MHz, then no data multiplexing or idle control circuitry is needed. Only CCD clocking logic, virtual address counter, and an address pointer is needed. In this frequency range, the 8K CCD or an expanded 16K device could be used with a minimum block size of 256 bits. The amount of data lost at either end of a transmission is reduced by having a small block size.

If the data recorder application called for higher data rate capture and a larger storage capacity, the SPS memory structure with 4K-bit blocks would probably be more feasible. Proposals are in hand to examine and design a 64K-bit high density CCD memory using an organization very similar to the present 16K CCD. It is expected that such a device would exhibit less than 5 µW/bit power dissipation at high speed operation and less than \( \frac{1}{2} \) µW/bit at low data rates. Special consideration would be given to widening the data bandwidth and reducing idle power by suitable re-organization of the fundamental memory block size - presently 2K-bits. This could be reduced to 1K-bit. Access time could be improved and both idle power and speed reduced.
It is necessary to consider each system requirement in detail before arriving at any decision regarding the storage device. Consider an application requiring capture and storage of very low speed data, say <1 KHz. Two implementations will be discussed.

(a) Use of BNR 8K CCD.

The use of the present 8K CCD or a redesigned 16K CCD retaining the same configuration can be achieved with the memory cycling continuously at the low power or idle rate, say 10 KHz clock rate. Thus with a 256 bit register the time for all registers to recirculate is nominally 25 msecs. Therefore a maximum of 25 data bits can arrive in the recirculation interval. Two 25 bit data buffers are then required to interface incoming data with the appropriate timing and control logic to route the output of each shift register alternately to the correct register and location within each register of the CCD memory bank.

(b) Use of 16K SPS Memory.

If the lower clock rate of this device is nominally 1 MHz, then a maximum of four data bits can be buffered during the recirculation time within the 4K sections which make up the 16K. Thus, a four bit parallel input into any selected 16K device can be effected when the 4 bit input buffer becomes full. Due to the greatly reduced input clock capacitance of this device compared to the 8K CCD, low power CMOS drivers can be used thus maintaining total system power below 1 μwatt/bit.

5.4 Conclusions

A number of possible CCD memory system developments have been suggested. It is apparent that the capacity of a CCD system could be expanded by orders of magnitude with a substantial reduction in the power dissipation per bit. The data bandwidth capability could be extended upwards by increased levels of multiplexing or by providing for parallel data I/O. A modification of the input buffer would extend the lower frequency limit to any arbitrary value. The most beneficial near-term solution to the problem of optimum low
cost, low power, wide bandwidth data recording for airborne or satellite use is judged to be an extension of the basic principles demonstrated in the assembled feasibility system. However, the optimum device configuration relating peripheral circuit area to storage area is met using the 4K-block size on the SPS structure. Therefore, it is recommended that further developments incorporate devices similar to the BNR 16K CCD to yield flexible, self-contained data recorder systems.
APPENDICES
APPENDIX A

8K CCD Specifications
CHIP
n-channel CCD, dimensions 178 x 168 mils

ORGANIZATION
32 tracks (loops), 256 serial bits per track; random access to any track within one bit-time.

INPUT/OUTPUT
Sequential Read/Write during single bit-time; output occurs within one bit-time of applying address. Input data replaces the data which was read out during the previous clock period.

PACKAGE
22-pin dual-in-line; 16 active terminals, (see Figure 1).

and clocks: $\phi_1$, $\phi_2$, $\phi_3$

TERMINALS
d.c.: GND, $V_{DD}$, $V_{BB}$
control: CE (chip enable); A1 to A5 (track address); W (write).
data: DI (input), DO (output for sense amplifiers), $\overline{DO}$ (output for TTL).

TIMING DIAGRAM Output data becomes valid during $\phi_3$ high level while CE is high; state of W has no influence on output. Input data must be applied during $\phi_2$ high level, and must be maintained until after $\phi_2$ goes low. The states of CE and of the address decoder outputs are sampled on-chip during $\phi_3$ high level for control of writing during $\phi_2$ high level if W is high at that time. Therefore, input data always replaces the data read out during the previous $\phi_3$ high level, even if the address has changed and/or CE has gone low. This permits the swapping or modification of complete blocks of data without any unproductive clock periods.

OPERATING CONDITIONS
Voltages are relative to GND.

$V_{DD}$: 8 to 14 volts, $V_{BB}$: -1 to -7 volts.

CLOCKS, CE, ADDRESS, W: HIGH level = $V_{DD}$ + 1 volt
LOW level = 0 to 0.8 volts

(CE HIGH level may be as low as $V_{DD}$ - 3 volts

data input: HIGH level = 4 to 14 volts
LOW level = 0 to 0.8 volts
CHARACTERISTICS

DATA OUT to sense amplifier:
- HIGH level: 2 mA minimum into 100 ohms to ground
- LOW level: 10μA maximum into 100 ohms to ground

DATA OUT to TTL:
- HIGH level: equals external pull-up voltage
- LOW level: 0.4V maximum when driving one worst-case TTL load in parallel with 3 kilohm pull-up resistors; (connect pin 8 to VDD to enable DATA OUT)

CAPACITANCES
- φ1 and φ2 lines: each 700 pf maximum under worst-case conditions;
- φ3 line: 150 pf maximum;
- ADDRESS lines: each 5 pf maximum;
- CE line: each 10 pf maximum;
- W, DATA IN lines: each 3 pf maximum;
- DATA OUT, DATA OUT lines: each 3 pf when CE is LOW

DC CURRENT DRAIN
- VDD line 3 mA maximum, (CE HIGH); 6 mA maximum, during φDD HIGH level (CE HIGH); 1 mA maximum (CE LOW)
- φ3 line: 2 mA maximum (CE HIGH only) during φ3 HIGH level. No other significant d.c. current drain.

NOTE
- Address HIGH level may be reduced to 5 volts for lower power operation with some reduction in operating range and performance.
### Operating Characteristics

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>HIGH</th>
<th>LOW</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{DD} )</td>
<td>8 to 14 volts</td>
<td>-1 to 7 volts</td>
</tr>
<tr>
<td>( V_{BB} )</td>
<td>( V_{DD} ) + 1 volt</td>
<td>0 to 0.8 volts</td>
</tr>
<tr>
<td>clocks, ( A_1 ) to ( A_5 ), CE, W</td>
<td>4 to 14 volts</td>
<td>0 to 0.8 volts</td>
</tr>
<tr>
<td>Data Input</td>
<td>( 2 ) mA @ ( R_L = 100\Omega )</td>
<td>( 10 ) ( \mu )A @ ( R_L = 100\Omega )</td>
</tr>
<tr>
<td>Data Output - Sense amp</td>
<td>EXTERNAL PULLUP</td>
<td>0.4 volts</td>
</tr>
<tr>
<td>Data Output - TTL</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TIME (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_1 ) ( \phi_1 ) clock low level duration</td>
<td>MIN 90 TYP 100 MAX 140</td>
</tr>
<tr>
<td>( t_2 ) ( \phi_2 ) set-up time</td>
<td></td>
</tr>
<tr>
<td>( t_T ) ( \phi_1 ) or ( \phi_2 ) clock transition time</td>
<td>25</td>
</tr>
<tr>
<td>( t_3 ) ( \phi_3 ) width</td>
<td>100</td>
</tr>
<tr>
<td>( t_{OV} ) overlap time between ( \phi_1 ) and ( \phi_2 ) high levels</td>
<td>0</td>
</tr>
<tr>
<td>( t_C ) decode time</td>
<td>140</td>
</tr>
<tr>
<td>( t_L ) input lead time</td>
<td>100</td>
</tr>
<tr>
<td>( t_w ) write command hold time</td>
<td>80</td>
</tr>
<tr>
<td>( t_H ) data input hold time</td>
<td>50</td>
</tr>
<tr>
<td>( t_{D1} ) data output delay time (pin 8)</td>
<td>50</td>
</tr>
<tr>
<td>( t_{D2} ) data output delay time (pin 7)</td>
<td>80</td>
</tr>
</tbody>
</table>
FIGURE 1
Package and Pin Connections
FIGURE 2

CCD Timing Waveforms
FIGURE 3
Decoded CCD Memory Chip Logic Design
APPENDIX B

8192-bit Block Addressable CCD Memory
8192-Bit Block Addressable CCD Memory

STANLEY D. ROSENBAUM AND J. TERRY CAVES

Abstract—Design data and experimental characteristics are given on an 8192-bit n-channel charge-coupled memory device, intended for applications requiring shorter latency than ordinary MOS shift registers or fixed-head disks and at potentially lower cost than either MOS shift registers or random-access memories. This was achieved by dividing the array into 32 memory blocks of 256 bits each, with addressable, random access to any block, permitting average latency of approximately 100 µs. A two-level overlapping polysilicon gate process was used, with conservative design tolerances. Power dissipation on-chip, plus capacitive drive power during data access at 1 MHz is approximately 250 mW, and less than 5 mW during standby at 20 kHz with data retention.

I. INTRODUCTION

The 8192-bit (8K) n-channel charge-coupled device (CCD) to be described here was designed for applications requiring shorter latency than ordinary MOS shift registers or fixed-head disks and drums, with low standby power so as to minimize the disadvantage of memory volatility, and at potentially lower cost than either shift registers or MOS random access memories. Conservative tolerances were used, suitable for present-day manufacturing techniques.

A two-level overlapping polysilicon-gate process was used, the same as used for a 4K serial memory CCD which has been described by Ibrahim and Sellars [1]. Whereas 4K device made use of ratio-type bootstrapped inverters for charge regeneration, the increased packing density required for an 8K chip was made possible by providing charge regeneration circuits of higher sensitivity, which allowed the use of CCD electrodes of smaller area. This was achieved by using ratioless dynamic MOS circuitry, which kept the sensing node capacitances to a minimum, and eliminated dc power drain.

To shorten the latency, the array was divided into 32 memory blocks (tracks) of 256 bits each, with addressable, random access to any block through an on-chip decoder. The device was designed to provide data transfer rates up to 2 MHz, but with dc power dissipation minimized, so that at low frequency the power demands of the chip would be small. The lowest possible standby or "idle" power was considered to be an important requirement, so that the device could be useful for data retention over long periods. Since this requires a low clock frequency, and to improve the device capability in this respect, charge regenerators were provided at more frequent intervals than would otherwise be needed.

This device is basically, apart from minor modifications, as previously described by the present authors [2].

II. CHIP ORGANIZATION AND CIRCUIT DESIGN

A. Overall Chip Organization

The organization of the chip into 32 memory blocks or "tracks" of 256 bits each, as shown in Fig. 1, provides random access to any track by on-chip decoding of a 5-digit address. A chip enable (CE) input allows the data input and data output terminals of a number of devices to be OR-tied to common buses, including the use of a combined I/O bus if required. A CE LOW state shuts off the power dissipation in the peripheral circuits.

The storage array electrodes are connected so that all tracks are clocked together, which calls for high-power dissipation when fast data access is required, but provides important advantages. One advantage is economy in area, since additional area would be required for providing individual clock connections and steering circuitry. Another advantage is that the data in all tracks are refreshed simultaneously, with no need for periodic addressing of individual tracks. For this reason, the CE input was arranged to affect only the peripheral circuitry involved in data transfer, so that the chip may be
clocked at a suitable low idling frequency without addressing any track, to maintain data during standby operation. This brings the further advantage that the minimum idling frequency is determined by the average leakage current of all the storage locations on each track, rather than the current at the highest leaking location, which may be an order of magnitude higher in typical as opposed to specially selected chips. A disadvantage of clocking all tracks together is the high capacitance which must be driven, amounting to as much as 700 pF for each of the two principal clock phases, much of this consisting of interelectrode capacitance and active charge-transfer capacitance, between the two phases. This places an economic penalty on high-clock frequencies, regardless of any inherent limitations of the design.

For large block sizes, considerable clock power and also chip area could be saved by using a multiplexed data flow organization such as serial-parallel-serial (SPS), but this would have offered no advantage for a block size as small as 256 bits. A sequential read/modify/write operation was chosen, so that page-swapping and similar data handling techniques were available if required.

In Fig. 2 is shown the organization of a single track, connected to the decoder and to the input and output circuits. Each track is a recirculating serial memory or loop, made up of two parallel rows of 128 bits each. The input and output circuits connect into the serial loop at different points, separated by a 1-bit delay section. This delay is a convenience which provides more time for the read/modify/write operation, and also simplifies the read/write control circuitry, which otherwise would require several additional MOS transistors for each track. In addition to the 1-bit section, each row is broken into a 31-bit and three 32-bit sections, so that all data on the chip are regenerated after 32 clock cycles. This allows for lower idling frequency and therefore lower power, since the fundamental idling power is that which is required to transfer all data through a charge regeneration stage in time to prevent errors caused by leakage currents. For geometrical reasons of layout, both of the 128-bit rows have the same arrangement, including a 1-bit section, which also evens out the number of logic inversions as the data make a complete circuit.

It may be seen in Fig. 2 that sample-and-hold or "1-bit" delays are provided in several places outside the recirculating loops. Bearing these in mind, and also by reference to the timing sequence shown in Fig. 3, the read/modify/write operation can be followed. Also shown in Fig. 3 for later reference are the two main clock waveforms, \( \phi_1 \) and \( \phi_2 \) and the auxiliary clock \( \phi_3 \), all supplied from off-chip, and the reset clock \( \phi_R \), which is generated on-chip. The existence of CE HIGH at the start of any cycle \( n \) causes decoding of the 5-bit track address, and the appearance of an output data bit after a delay which is regulated by the time delay between \( \phi_2 \) OFF and \( \phi_3 \) ON. The state of CE is sampled during \( \phi_3 \) ON [termed stored chip enable or (SCE)] by the data input buffer and by the write control circuitry. A high-level SCE will permit writing at the start of the next cycle \( n + 1 \). The input data bit is sampled at that time, and if a decision is made to write, the input data bit replaces the bit which was read out during cycle
To ensure that this always occurs, even when a different track and/or different chip may have been selected for readout during period n + 1, the output nodes of the track decoder are also sampled during φ₁, ON, providing stored decode (SD) functions, as represented by the ½-bit delay SD in Fig. 2.

B. Basic Memory Cell

Plan and cross-sectional illustrations of the basic memory cell are given in Fig. 4. Polysilicon electrodes were preferred for both upper and lower levels, because they provide stable, predictable thresholds, and because they can be photoengraved to close tolerances more easily than aluminum. A further advantage, for the type of device organization chosen, was that aluminum conductors could be situated over the polysilicon electrodes, to transmit data from the output of each end-of-row charge regeneration stage back to the starting side of the array, all transfer of charge being in one direction. This avoided the use of a serpentine organization to transfer charge in opposite directions on adjacent rows, requiring electrode crossovers and resulting extra area and coupling capacitances.

Two-phase overlapping clocks, shown as φ₁ and φ₂ in Fig. 3, were chosen to operate the basic memory array, the auxiliary clock φ₂ not being involved in clocking the basic cell. Although the quantity of charge which can be handled by two-phase clocks is smaller than that possible by four-phase clocks, the two-phase clocks are simpler, and interelectrode coupling effects are minimized, which was an important consideration for the clocking of appreciable capacitance at frequencies up to 2 MHz.

The cell dimensions were chosen with regard to normal manufacturing tolerances in MOS processing, and also with regard to the need for providing sufficient charge for operating the charge regenerators with adequate margins and satisfactory yield.

C. Design Considerations for CCD Arrays

Normal two-phase operation of a CCD using overlapping clocks has been thoroughly discussed by various authors [3], [4]. Input and output conditions suitable for digital operation have been less thoroughly discussed, and it may be in order to summarize here the following considerations which govern the correct manipulation of charge.

1) Charge Launching: The quantity of charge which is launched must be properly controlled; too large a quantity causes serious drop in transfer efficiency and resulting errors.

2) Charge Transfer: In the present device the charge is regenerated after at most 32 bits (64 transfers) to minimize idling power, so that with proper input charge control the transfer losses are very small, with no need for special measures such as bias charge (fat zero) operation.

3) Charge Storage: Low-leakage currents are desired, since these determine the allowable storage time and hence, in conjunction with the number of transfers required to refresh all the data, determine the idling power.

4) Charge Sensing: Ratios of dynamic MOS techniques are preferable, since the transistor which evaluates the state of the sensing node can then be of minimum area, minimizing the total node capacitance and providing a satisfactory voltage swing for a given small quantity of charge.

5) Charge Disposal: If the sensing node is required to be or could incidentally be driven below MOS threshold voltage by the transfer of charge, this potential may be lower than the surface potential under the last CCD transfer gate. This raises the possibility that some charge may run back into the last store when this is again clocked high, somewhat degrading the noise margin if the last store should in fact be storing a zero level of charge. A good way to prevent this is to reset the sensing node before the last store is again clocked high.

D. Charge Launching and Regeneration Circuits

The structure used for launching and initial transfer is shown in Fig. 5. Charge is made available by the source diode S₁, which is held at ground potential at time of launching. A launch timing gate T₁ is driven from the auxiliary clock φ₁, and allows launching while the first store S₁ is at high level (φ₁ clock) but within the time that the second store S₂ (φ₂ clock) and its associated transfer gate T₂ are low. This timing restriction ensures that the amount of charge is controlled only by the first store, with no charge being permitted to enter the second store until launching has been inhibited by turn off of φ₂. Data control gate D is driven from the previous charge regeneration stage, and its state during φ₁ ON determines whether charge is launched. No provision was made for a bias charge, and this is not needed since the maximum number of transfers from launching to regeneration is only 64.

Since S₁ receives an equilibrium charge from the grounded source, this quantity of charge would be too great to be handled by two-phase clocking of the main CCD shift register electrodes, if S₁ had equal area to the other electrodes. To con-
control the charge to a suitable level, $S_1$ was made about 50 percent smaller in area than the others. As Fig. 5 indicates, the source is not held constant at ground potential but is driven from clock $\phi_{2S}$. The purpose of this is explained below, and is not for the purpose of "skimming" the charge in $S_1$ to the level set by the barrier potential under $T_1$, as is sometimes done. Skimming does not occur, because $T_1$ shuts off with $\phi_3$ before the potential on $S_0$ rises above ground potential.

The structure used for the in-row regeneration of charge is shown in Fig. 6. When $\phi_2$ turns off, the last store $S_{44}$ dumps charge into the sensing node $S_N$ composed of sensing diode $S_D$ and data control gate $D$. Earlier dumping than this is prevented by the barrier potential of the last transfer gate $T_{63}$. This gate is driven by $\phi_1$, although a dc bias would serve equally well. There is no risk that charge may run back from $S_N$ into $S_{44}$, because $S_N$ is reset to its high potential before $S_{44}$ is again clocked high.

The dumping of charge onto $S_N$ takes the potential of $D$ below threshold prior to $\phi_3$ on, thus inhibiting the launching of charge into the next CCD section. If, however, no charge is dumped into $S_N$, a full charge is launched into the next CCD section, so that in-row regeneration involves logical inversion.

At the end of each row a more powerful amplifier is required, capable of driving the metallic return line which is loaded by more than 1-pF capacitance to the clock electrodes. Fig. 7 shows a schematic diagram of the three-transistor circuit which performs this function. Its operation is as follows. When $\phi_2$ rises, the internal node $N_2$ is precharged high through $Q_3$, because the internal clock $\phi_{2S}$ has the same timing as $\phi_2$. $Q_3$ is conducting, and clamps the data return line to the low level of $\phi_3$. When $\phi_2$ turns off, $Q_3$ is shut off and $N_4$ conditionally discharges to ground ($\phi_{2S}$ low level) providing $Q_1$ has not been taken below threshold by the transfer of charge into $N_5$. The data return line is thus left floating at close to ground potential, and remains unaffected by the rise of $\phi_3$ since $Q_1$ holds the gate of $Q_3$ at ground potential. If charge has been transferred into $N_5$, $N_4$ remains charged, and the rising edge of $\phi_3$ bootstraps node $N_2$, allowing the data return line to rise to $\phi_3$ clock high level. Because of inversion between nodes $N_2$ and $N_3$, and allowing for the inversion between the data control gate and the sensing node of each CCD section, there is an even number of six inversions per row, or twelve inversions around each recirculating loop.

At first sight it might seem that a timing hazard exists, in that $N_2$ could partially discharge while the charge was still being transferred onto $S_D$. This is not the case, because charge begins to transfer progressively as $\phi_2$ falls, and both theoretical and experimental studies showed that no erroneous discharging could occur if $\phi_{2S}$ had $\phi_2$ amplitude and timing, with fall time no shorter than 10 ns. In fact, the fall of $\phi_{2S}$ lags slightly behind $\phi_2$, providing an increased safety margin. This, however, is a secondary benefit of using $\phi_{2S}$ rather than $\phi_2$ itself, the main purpose of generating $\phi_{2S}$ being to provide a pulse which could be connected to all the source diodes also, as shown in Figs. 5 and 6. The advantage of doing this is that when $\phi_{2S}$ turns off it gives the same capacitive kick to the in-row sensing nodes as to the end-row sensing nodes, ensuring that they work together over the same range of operating conditions. The $\phi_2$ clock could have been used directly, but this would have meant that the amount of charge launched would have been sensitive to the $\phi_2$ level, whereas $\phi_{2S}$ is taken on-chip to within a few millivolts of ground during launching.

Attention was paid to the possibility of clock noise on the data return lines, especially because they may be left floating low at launching time. However, this is not a problem, because the significant clock edges occur while the lines are clamped low, except for the falling edge of $\phi_2$ which gives an unimportant small downward kick. No noticeable kicks are contributed by $\phi_3$, since this clock has quite negligible capacitance to the data return lines.

As previously mentioned, the sensing nodes are reset high before $\phi_2$ HIGH. The reset clock $\phi_R$ is generated on-chip, using a circuit shown schematically in Fig. 8. Its operation is...
as follows. Between the fall of \( \phi_2 \) and the rise of \( \phi_3 \), nodes \( N_1 \) and \( N_2 \) are low, node \( N_3 \) is high, and the output \( \phi_R \) is low. \( N_1 \) is charged high by the rise of \( \phi_3 \), and remains high until the rise of \( \phi_2 \). \( N_2 \) remains high during \( \phi_3 \) HIGH, and falls with \( \phi_3 \), causing \( N_3 \) to rise, bringing \( \phi_R \) high with it. Output transistors \( Q_6 \) and \( Q_7 \) provide high conductance paths which conduct at different times.

**E. Address Decoding and Data Readout**

The decoder is a NOR gate design, as shown in Fig. 9 for a representative memory track. All decoder output nodes such as \( N_i \) in Fig. 9 are precharged high during \( \phi_2 \) HIGH, and selection of the addressed node follows the fall of \( \phi_2 \), all unselected nodes discharging to \( \phi_2 \) LOW. To minimize power dissipation the address inverters have low aspect ratios, and drive the decoder through capacitor-pumped boosters. The data output bus is precharged high during \( \phi_2 \) ON, and conditionally discharged during \( \phi_3 \) ON by the readout AND gate \( Q_3, Q_4, \) and \( Q_5 \) of the addressed track, according to the state of the data return line. The state of the data output bus during \( \phi_3 \) ON is communicated to the data output terminal through an amplifier which is provided with an optional latch. When no data access is required (CE LOW) all significant power drain is eliminated from the decoder and readout circuits.

**F. Write Control Circuirty**

Referring to Fig. 10, the data input bus is precharged during reset time by clock \( \phi_{R1} \), and conditionally discharged during \( \phi_1 \) LOW if the data input terminal is high, and if stored chip enable (SCE) is high, i.e., if the need for data transfer was signaled previously by holding CE high during \( \phi_3 \) HIGH. The states on the decoder output nodes \( N_i \) are sampled during \( \phi_3 \) HIGH to provide the stored decode signals \( N_{S1} \). One of the nodes \( N_{S1} \) will store a high level, to identify one track for writing, and to ensure that this is the same track from which readout was obtained during \( \phi_3 \) HIGH. The final instruction to write is made by ensuring that write enable (WE) is high at the time that \( \phi_2 \) falls. This instruction will only take effect if SCE is high; if it is, an internal write-strobe clock \( \phi_{W} \) is activated, and the state of the input data bus is communicated to the input node of the selected track via one of the AND gates such as is shown in Fig. 10, comprising transistors \( Q_1 \) and \( Q_2 \).

The write-strobe clock is generated by a one-shot timing circuit, based on a form of digital negative feedback through a delay circuit, as shown schematically in Fig. 11. After \( \phi_2 \) falls, \( \phi_{W} \) rises rapidly, to be shut off again as soon as the output of the delay network has risen significantly above threshold.

The input node of each track is also the sensing node of the first 1-bit section. If no writing is conducted, the state of the sensing node is defined only by the transfer of charge from the 1-bit. However, when writing into the track, the state of the sensing node is controlled by the state of the data input bus.
G. Chip Layout

Location of the principal circuit features is shown in Fig. 12, and a photograph of the chip is shown in Fig. 13. The overall chip dimensions of 178 X 168 mil^2 result in an average area of 3.6 mil^2/bit. Of this total, the active memory area accounts for 1.4 mil^2/bit, space between rows accounts for 0.45 mil^2/bit, charge regenerators account for 0.27 mil^2/bit, and the decoder accounts for 0.24 mil^2/bit. The peripheral region of the chip contains peripheral circuits, interconnections, bonding pads, and unused area, and together these account for 1.2 mil^2/bit of the total average area. As is usual in low-threshold n-channel MOS circuits, the SK CCD was designed to operate with a negative dc bias on the substrate relative to MOS ground (V_{SS}), with clock low levels close to V_{SS}. This provided the usual beneficial effects on the MOS circuitry, i.e., a convenient working threshold of about 1.5 V under normal conditions of
operation, and wider depletion layer thicknesses, resulting in reduced nodal capacitances and consequently higher speed. However, the effect of substrate bias on the threshold of the upper level polysilicon CCD transfer gates is greater than on the lower level storage electrodes and MOS gates, as a result of the thicker dielectric and consequently greater bulk effect. This was taken into account in choosing the dielectric thickness, so that the proper threshold was obtained under working conditions.

III. TEST RESULTS

Experimental characterization has been conducted over a range of conditions, using clock amplitudes from +6 V to +15 V relative to VSS, clock rates from 100 Hz to greater than 2 MHz, and temperatures from -55°C to 125°C. For most of the tests, correct operation was proven at each operating point, using a “data integrity test” based on the techniques which have been devised for random-access memories. For this test, a background of zeros or ones was first written into all 8192 storage elements. Then, for each track in turn, a single complementary bit (one or zero) was written into a track, and the complete contents of the memory were read out and checked for integrity. This complementary bit was then removed, before continuing with the next track. The background was then reversed to the complementary state, and the complete test repeated. An example is shown in Fig. 14 of the operating range of clock supply voltage versus substrate bias observed on a good device under the data integrity test, at clock rates of 10 kHz, 100 kHz, and 1 MHz. Another example is shown in Fig. 15, for a fixed clock rate of 1 MHz and temperatures from -55°C to +125°C. At low clock rates this test is time consuming, e.g., almost 1 min at 10 kHz for each operating condition examined, and most characterization at frequencies below 1 kHz was done using less stringent tests. However, good devices have been shown to pass the data integrity test at frequencies down to 400 Hz.

In all the tests reported above, the different clock rates were obtained by varying a single parameter, viz., the delay time between fall of φ2 and rise of φ3, corresponding to one recommended manner of changing between data access mode and idling mode. Correct operation has also been demonstrated at clock rates up to 3 MHz, although a practical limit of 1.5 MHz is regarded as realistic, allowing for clock timing skews and for the economic desirability of driving a number of CCD chips from a set of clock drivers. As an example of higher speed operation, Fig. 16 is a photograph of the applied clock waveforms and output data, at a clock rate of 2 MHz. Under the conditions of the photograph, the operating range of clock supply voltage for this device was found to cover +3.2 V to +12.4 V, at -2-V substrate bias.

The actual operating window of a device which is free from processing defects is limited by principally three mechanisms. One mechanism is that at substrate bias close to zero the transfer of a full charge onto a sensing node may not be sufficient to bring its potential below threshold of gate D of Fig. 6, or transistor Q1 of Fig. 7. A second mechanism is that at high (negative) substrate bias the upper polysilicon threshold may not be reached at normal φ3 clock amplitude, (see Fig. 6), thus preventing the launching of charge. Figs. 14 and 15 show the effects of these two mechanisms on all the sensing nodes and launching gates on the particular devices referred to in these figures. A third limiting mechanism may occur at a combination of high clock amplitude and high (negative) substrate bias, when the resulting high surface potential relative to substrate at the empty storage locations may cause leakage currents, and consequent errors. In good devices at room temperature this effect may not be noticed, except at very low clock frequencies.

It was of interest to examine the device for possible pattern
sensitivity, especially its behavior under the extreme conditions of being either completely empty or completely full of charge at a given instant. Because of the logic inversions at each row charge regenerator, these conditions are not brought about by the memory integrity test as defined above, but a close approximation to them was created as follows. The "empty" condition was created by gating clock \( \phi_2 \) off for more than 32 cycles, so that all registers were completely emptied of charge (since the launching of new charges was inhibited). The "empty" state corresponds to a stored pattern consisting of alternate blocks of "1's" and "0's," the same pattern existing on every track. During recirculation the logical inversions cause the total amount of charge transferred per cycle to increase from zero to a maximum, and back to zero again, repeating every 64 cycles. The operating range for storages of such patterns was found to be almost identical to the range of the data integrity test, and the same was true for a variety of 32-bit and 256-bit test words which were also tried.

The essential power required to drive the device consists mainly of capacitive drive power, which is about 200 mW using \(+12-V\) clocks at 1-MHz frequency. This power is dissipated off-chip, provided the \( \phi_1 \) and \( \phi_2 \) clock transition times are slow compared to the internal time constant of the long polysilicon electrodes, which is estimated not exceeding 7 ns. This condition is approximately satisfied, since the transition times need be no shorter than 30 ns to achieve the maximum frequencies, and transition times up to 100 ns may be used.

The total on-chip dissipation is about 50 mW, using \(+12-V\) clocks at 1 MHz. About 25 mW of this consists of current drain in the peripheral data access circuits, and most of the remainder is dissipated by the resistor \( R_1 \) in the reset clock \( \phi_R \). Because the current drain by \( R_1 \) is shut off when \( \phi_R \) is on, the chip dissipation when no data access is required can be minimized by idling at a low frequency, using a timing cycle which stretches the duration of \( \phi_R \) on. For example, at 20 kHz the duty cycle of \( \phi_R \) on can easily exceed 98 percent, and the power consumption then falls to less than 5 mW at \(+12-V\) clocks, most of this being capacitive drive power.

IV. Conclusions

The basic objective has been achieved of demonstrating that a CCD technology could be combined with MOS logic and support circuitry to provide data storage with short latency and low standby power. The favorable characteristics of the device can be attributed to the choice of a fabrication process using double-layer polysilicon plus single-layer aluminum, combined with the efficient use of MOS dynamic circuitry of low power dissipation. It remains to be seen whether the clocking scheme chosen, by which all memory blocks are clocked together, and hence no specific refresh cycle is required, will be preferred by systems designers over the alternative of clocking only the block (or blocks) being accessed.

ACKNOWLEDGMENT

The authors wish to express their thanks to D. R. Colton and K. L. Mayer for proposing the project and for their technical contributions to it, to J. J. White as principal architect of the double-layer polysilicon gate process, to A. A. Ibrahim and L. Sellars for consultations, and to K. H. Siemens, R. Wallace, B. Millar, and D. E. Brown for the major share of the testing and characterization.

REFERENCES


He has experience in the design of electronic test equipment and has conducted research on semiconducting elements, compounds and alloys. Since 1958 he has been actively involved in the development of many kinds of semiconductors, including bipolar transistors and diodes, microwave varactor diodes, JFET's, MOS devices and digital bipolar integrated circuits. Since 1972 he has worked on the development of charge-coupled devices (CCDs) and is presently Manager of a design team engaged in the development of CCD memories and signal processing devices.

J. Terry Caves was born in Ottawa, Ont., Canada, in 1947. He graduated from Algonquin School of Applied Arts and Technology, Ottawa, Ont., Canada.

He joined Bell-Northern Research Ottawa, Ont., Canada, in 1969 where he was involved in the development of a p-n-p-n air isolated integrated crosspoint switch, which was intended for wide-band telephone system applications and aroused widespread interest. Since 1971 he has been involved in Bell-Northern's CCD development program, concentrating mainly on digital applications and MOS support circuitry.
APPENDIX C

Memory System Schematics
REPRODUCIBILITY OF THE ORIGINAL PAGE IS POOR
## List of Symbols on Schematics

### Sheet 1
- **DAC 1**: Data Available Control 1
- **DAC 1 (MOD)**: DAC1 (modified)
- **GRO / GR1**: Gray code counter bits
- **GROL / GR1L**: Gray code counter bits - latched
- **RAM WE PULSE**: RAM write enable pulse
- **RAM ADD. Qn**: RAM address bit Qn

### Sheet 2
- **RAQn**: RAM Address bit Qn
- **DI CCD n**: Data input to CCD n

### Sheet 3
- **CE n**: Chip Enable n
- **TC trigger**: Timing Chain Trigger
- **VA = 0**: Virtual Address = 0
- **VA = X00**: Virtual Address = X00
- **$\phi_{x,y}$**: CCD clock x to bank y

### Sheet 4
- **DIn**: CCD data input n
- **Write**: Write
- **An**: CCD track addresses
- **DOn**: CCD Data output n
APPENDIX D

Specifications for INS4200 RAM
ADVANCE INFORMATION

- CMOS: 5–15V Supply Range
- Low Power Dissipation
  - 40 μW Standby
  - 26mW Operating
- High Speed
  - 180nS Read Cycle
  - 140nS Write Cycle
- Static Operation
- 256 Word X 1 Bit Organization
- Three-State TTL Compatible Output
- Full Address Decoding
- Bipolar Compatible Pin-Outs
- 16 Pin Package

GENERAL DESCRIPTION

The Inselek INS4200S is a low power 256WX1B memory constructed with SOS/CMOS (Silicon-on-Sapphire/Complementary Metal-Oxide-Semiconductor) process. It is fully compatible with other INS4000S components as well as other CMOS and TTL devices. It is intended for use in scratch pad, buffer and main memory applications where high speed and low power are required. Like its TTL counterparts, the INS4200S can tolerate successive address changes during the Read Cycle while the Chip Select remains enabled.
**D.C. CHARACTERISTICS**

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETERS</th>
<th>DESIGN OBJECTIVES</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>VSS = 0</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>MIN.</td>
</tr>
<tr>
<td>VOL</td>
<td>Output Low Voltage</td>
<td>0.01</td>
</tr>
<tr>
<td>VNL</td>
<td>Noise Immunity</td>
<td>1.5</td>
</tr>
<tr>
<td>VNH</td>
<td>Noise Immunity</td>
<td>1.4</td>
</tr>
<tr>
<td>IOL</td>
<td>Output Drive Current</td>
<td>2.0</td>
</tr>
<tr>
<td>ICH</td>
<td>Output Drive Current</td>
<td>0.6</td>
</tr>
<tr>
<td>CIN</td>
<td>Input Capacitance</td>
<td>6.5</td>
</tr>
<tr>
<td>PD0S</td>
<td>Quiescent Power Disipation (Standby)</td>
<td>5</td>
</tr>
<tr>
<td>PD0C</td>
<td>Operating Power Disipation</td>
<td>10</td>
</tr>
</tbody>
</table>

**RECOMMENDED SUPPLY VOLTAGE**

5.0V ≤ VDD - VSS ≤ 15.0V

**SWITCHING CHARACTERISTICS: VDD=10V, VSS=0, TA = 25°C, CL = 15pF**

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETERS</th>
<th>DESIGN OBJECTIVES</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>MIN.</td>
</tr>
<tr>
<td>tAC</td>
<td>Minimum Address to Chip Select Delay</td>
<td>20</td>
</tr>
<tr>
<td>tA1*</td>
<td>Access Time: Chip Select to Output Delay</td>
<td>160</td>
</tr>
<tr>
<td>tA2*</td>
<td>Access Time: Address to Output Delay</td>
<td>180</td>
</tr>
<tr>
<td>tCR</td>
<td>Output Recovery Time</td>
<td>45</td>
</tr>
<tr>
<td>tCA</td>
<td>Minimum Chip Select Removal to Address Delay</td>
<td>10</td>
</tr>
<tr>
<td>tAA</td>
<td>Minimum Address to Address Delay</td>
<td>140</td>
</tr>
<tr>
<td>tAW</td>
<td>Minimum Address to Write Enable Delay</td>
<td>20</td>
</tr>
<tr>
<td>tWP</td>
<td>Time to Complete Write Operation</td>
<td>40</td>
</tr>
<tr>
<td>tWA</td>
<td>Minimum Write Enable Removal to Address Delay</td>
<td>80</td>
</tr>
</tbody>
</table>

*Accessed data is valid only when both tA1 and tA2 are satisfied.
(a) READ CYCLE VIA CHIP SELECT

(b) READ CYCLE VIA ADDRESS INPUTS

(c) WRITE CYCLE VIA CHIP SELECT

(d) WRITE CYCLE VIA WRITE ENABLE

FIGURE 1. READ CYCLE TIMING DIAGRAMS

FIGURE 2. WRITE CYCLE TIMING DIAGRAMS

FIGURE 3. TEST CONFIGURATION & WAVEFORMS
Appendix E

Specifications for MH0026 Clock Driver
MH0026/MH0026C 5 MHz two phase MOS clock driver

**general description**

The MH0026/MH0026C is a low cost monolithic high speed two phase MOS clock driver and interface circuit. Unique circuit design along with advanced processing provide both very high speed operation and the ability to drive large capacitive loads. The device accepts standard TTL/DTL outputs and converts them to MOS logic levels. It may be driven from standard 54/74 series gates and flip-flops or from drivers such as the DM830 or DM7440. The MH0026 is intended for applications in which the output pulse width is logically controlled: i.e., the output pulse width is equal to the input pulse width.

**features**

- Fast rise and fall times—20 ns with 1000 pF load
- High output swing—20V
- High output current drive—±1.5 amps
- TTL/DTL compatible inputs
- High rep rate—5 to 10 MHz depending on load
- Low power consumption in MOS "0" state—2 mW
- Drives to 0.4V of GND for RAM address drive

The MH0026 is intended to fulfill a wide variety of MOS interface requirements. As a MOS clock driver for long silicon gate shift registers, a single device can drive over 10k bits at 5 MHz. Six devices provide input address and precharge drive for a 8k by 16 bit MM1103 RAM memory system. Information on the correct usage of the MH0026 in these as well as other systems is included in the application section starting on page 5. A thorough understanding of its usage will insure optimum performance of the device.

The device is available in 8-lead TO-5, one watt copper lead frame 8-pin mini-DIP, and one and a half watt TO-9 packages.

**connection diagrams**

- Metal Can Package
- Dual-In-Line Package
- Metal Can Package
- Flat Package

Order Number MH0026H
or MH0026CH
See Package 11

Order Number MH0026CN
See Package 20

Order Number MH0026G
or MH0026CG
See Package 6

Order Number MH0026F
or MH0026CF
See Package 3

**schematic diagram**

(1/2 of Circuit Shown)
**absolute maximum ratings**

- V' - V" Differential Voltage: 22V
- Input Current: 100 mA
- Input Voltage (V_{IN} - V"): 5.5V
- Peak Output Current: 1.5A
- Power Dissipation: See curves
- Operating Temperature Range:
  - MH0026: -55°C to +125°C
  - MH0026C: 0°C to 85°C
- Storage Temperature Range: -65°C to +150°C
- Lead Temperature (Soldering, 10 sec): 300°C

**dc electrical characteristics (Notes 1 & 2)**

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>LIMITS</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Logic &quot;1&quot; Input Voltage</td>
<td>V_{OUT} = V&quot; + 1.0V</td>
<td>2.5</td>
<td>1.5</td>
</tr>
<tr>
<td>Logic &quot;1&quot; Input Current</td>
<td>V_{IN} - V&quot; = 2.5V, V_{OUT} = V&quot; + 1.0V</td>
<td>10</td>
<td>15</td>
</tr>
<tr>
<td>Logic &quot;0&quot; Input Voltage</td>
<td>V_{OUT} = V&quot; - 1.0V</td>
<td>0.6</td>
<td>0.4</td>
</tr>
<tr>
<td>Logic &quot;0&quot; Input Current</td>
<td>V_{IN} - V&quot; = 0V, V_{OUT} = V&quot; - 1.0V</td>
<td>-0.005</td>
<td>-10</td>
</tr>
<tr>
<td>Logic &quot;0&quot; Output Voltage</td>
<td>V&quot; = +5.0V, V&quot; = -12.0V</td>
<td>4.0</td>
<td>4.3</td>
</tr>
<tr>
<td>Logic &quot;0&quot; Output Voltage</td>
<td>V_{IN} - V&quot; = 0.4V</td>
<td>V&quot; - 1.0</td>
<td>V&quot; - 0.7</td>
</tr>
<tr>
<td>Logic &quot;1&quot; Output Voltage</td>
<td>V&quot; = +5.0V, V&quot; = -12.0V</td>
<td>V&quot; = -9.5V</td>
<td>-11.5</td>
</tr>
<tr>
<td>Logic &quot;1&quot; Output Voltage</td>
<td>V_{IN} - V&quot; = 2.5V</td>
<td>V&quot; + 0.5</td>
<td>V&quot; + 1.0</td>
</tr>
<tr>
<td>&quot;ON&quot; Supply Current</td>
<td>V&quot; - V&quot; = 20V, V_{IN} - V&quot; = 2.5V</td>
<td>30</td>
<td>40</td>
</tr>
<tr>
<td>&quot;OFF&quot; Supply Current</td>
<td>V&quot; - V&quot; = 20V, V_{IN} - V&quot; = 0.0V</td>
<td>10</td>
<td>100</td>
</tr>
</tbody>
</table>

**ac electrical characteristics (Notes 1 & 2, AC test circuit, T_{A} = 25°C)**

- Turn-On Delay (t_{ON}) | 5.0 | 7.5 | 12 | ns |
- Turn-Off Delay (t_{OFF}) | 5.0 | 12 | 15 | ns |
- Rise time (t_r) - Note 3 | V" - V" = 17V, C_{L} = 250 pF | 12 | 15 | ns |
- V" - V" = 17V, C_{L} = 500 pF | 15 | 18 | ns |
- C_{L} = 1000 pF | 20 | 35 | ns |
- Fall time (t_f) - Note 3 | V" - V" = 17V, C_{L} = 250 pF | 10 | 12 | ns |
- V" - V" = 17V, C_{L} = 500 pF | 12 | 16 | ns |
- C_{L} = 1000 pF | 17 | 25 | ns |

**Notes:**

1. These specifications apply for V" - V" = 10V to 20V, C_{L} = 1000 pF, over the temperature range -55°C to +125°C for the MH0026 and 0°C to +85°C for the MH0026C, unless otherwise specified.
2. All typical values for the T_{A} = 25°C.
3. Rise and fall time are given for MOS logic levels; i.e., rise time is transition from logic "0" to logic "1" which is voltage fall. See waveforms on the following pages.

**ac test circuit**

**switching time waveforms**
typical performance characteristics

- **TO-5 & DIP Power Ratings**
- **TO-5 Package Power Rating**
- **DC Power (PDC) vs Duty Cycle**
- **Transient Power (PAC) vs Frequency**
- **Supply Current vs Temperature**
- **Input Current vs Input Voltage**
- **Optimum Input Capacitance vs Output Pulse Width**
- **Rise Time vs Load Capacitance**
- **Fall Time vs Load Capacitance**
- **Turn-On & Turn-Off Time vs Temperature**

---

**Input Voltage (V)**

**OUTPUT CAPACITANCE (μF)**

**LOAD CAPACITANCE (μF)**

**TEMPERATURE (°C)**

**FREQUENCY (MHz)**

**DUTY CYCLE (%)**

**LOAD-CURRENT (mA)**

**INPUT CAPACITANCE, Cm (μF)**

**TEMPERATURE (°C)**

**DC Power (PDC) (W)**

**DUTY CYCLE (%)**

**TEMPERATURE (°C)**

**Rise Time (μs)**

**Fall Time (μs)**

**Turn-On & Turn-Off Time (μs)**

---

**E-3**
typical applications (cont.)

AC Coupled MOS Clock Driver

DC Coupled RAM Memory Address or Precharge Driver (Positive Supply Only)

Precharge Driver for MOS RAM Memories

*See applications section for detailed information on input/output design criteria.
typical applications

DC Coupled MOS Clock Driver

Transistor Coupled MOS Clock Driver

Logically Controlled AC Coupled Clock Driver
application information

1.0 Introduction

The NIH0026 is capable of delivering 30 watts peak power (1.5 amps at 20V needed to rapidly charge large capacitive loads) while its package is limited to the watt range. This section describes the operation of the circuit and how to obtain optimum system performance. If additional design information is required, please contact your local National field application engineer.

2.0 Theory of Operation

Conventional MOS clock drivers like the MH0013 and similar devices have relied on the circuit configuration in Figure 1. The AC coupling of an input pulse allows the device to work over a wide range of supplies while the output pulse width may be controlled by the time constant \( R_1 \times C_1 \).

\[ R_1 \text{ provides } 0.7V \text{ of dead zone thus preventing } Q_1 \text{ and } Q_2 \text{ from conducting at the same time. In order to drive large capacitive loads, } Q_1 \text{ and } Q_2 \text{ are large geometry devices but } C_{SN} \text{ now limits useful output rise time. A high voltage TTL output stage (Figure 2) could be used; however, during switching until the stored charge is removed from } Q_1, \text{ both output devices conduct at the same time. This is familiar in TTL with supply line glitches in the order of 60 to 100 mA. A clock driver built this way would introduce 1.5 amp spikes into the supply lines.} \]

\[ \text{FIGURE 1. Conventional MOS Clock Drive} \]

\[ \text{FIGURE 2. Alternate MOS Clock Drive} \]

Unique circuit design and advanced semiconductor processing overcome these classic problems allowing the high volume manufacture of a device, the MH0026, that delivers 1.5A peak output currents with 2ns rise and fall times into 1000pF loads. In a simplified diagram, \( D_1 \) (Figure 3) provides 0.7V dead zone so that \( Q_3 \) is turned ON for a rising input pulse and \( Q_2 \) OFF prior to \( Q_1 \) turning ON a few nanoseconds later. \( D_2 \) prevents zenering of the emitter-base junction of \( Q_2 \) and provides an initial discharge path for the load via \( Q_3 \). During a falling input, the stored charge in \( Q_3 \) is used beneficially to keep \( Q_2 \) ON thus preventing \( Q_1 \) from conducting until \( Q_1 \) is OFF. \( Q_2 \) stored charge is quickly discharged by means of common-base transistor \( Q_4 \).

The complete circuit of the MH0026 (see schematic on page 1) basically makes Darlongtons out of each of the transistors in Figure 3.

\[ \text{FIGURE 3. Simplified MH0026} \]

When the output of the TTL input element (not shown) goes to the logic "1" state, current is supplied through \( C_{SN} \) to the base of \( Q_1 \) and \( Q_2 \) turning them ON, and \( Q_1 \) and \( Q_2 \) OFF when the input voltages reaches 0.7V. Initial discharge of the load as well as E-B protection for \( Q_2 \) and \( Q_3 \) are provided by \( D_1 \) and \( D_2 \). When the input voltage reaches about 1.5V, \( Q_3 \) and \( Q_2 \) begin to conduct and the load is rapidly discharged by \( Q_2 \). As the input goes low, the input side of \( C_{SN} \) goes negative with respect to \( V^+ \) causing \( Q_1 \) and \( Q_2 \) to conduct momentarily to assure rapid turn-off of \( Q_1 \) and \( Q_2 \) respectively. When \( Q_1 \) and \( Q_2 \) turn OFF, Darlington connected \( Q_1 \) and \( Q_2 \) rapidly charge the load toward \( V^+ \) volts. \( R_4 \) assures that the output will reach to within one \( V_{BE} \) of the \( V^+ \) supply.

The real secret of the device's performance is proper selection of transistor geometries and resistor values so that \( Q_4 \) and \( Q_2 \) do not conduct at the same time while minimizing delay from input to output.

3.0 Power Dissipation Considerations

There are four considerations in determining power dissipations:

1. Average DC power
2. Average AC power
3. Package and heat sink selection
4. Remember-2 drivers per package
application information (cont.)

The total average power dissipated by the MH0026 is the sum of the DC power and AC transient power. The total must be less than given package power ratings.

\[ P_{\text{Diss}} = P_{\text{AC}} + P_{\text{DC}} \leq P_{\text{MAX}} \]

Since the device dissipates only 2mW with output voltage high (MOS logic "0"), the dominating factor in average DC power is duty cycle or the percent of time in output voltage low state (MOS logic "1"). Percent of total power contributed by \( P_{\text{DC}} \) is usually negligible in shift register applications where duty cycle is less than 25%. \( P_{\text{DC}} \) dominates in RAM address line driver applications where duty cycle can exceed 50%.

3.1 DC Power (per drive):

DC Power is given by:

\[ P_{\text{DC}} = (V^+ - V^-) \times (I_{\text{ON}} - I_{\text{OFF}}) \times \text{ON time} \]

or \( P_{\text{DC}} = (\text{Output Low Power}) \times (\text{Duty Cycle}) \)

where: \( I_{\text{SLOW}} = I_S \times (V^+ - V^-) \)

Example 1: \( V^+ = +5V, V^- = -12V \)

a) Duty cycle = 25%, therefore

\[ P_{\text{DC}} = 17V \times 40mA \times 17/20 \times 25\% \]

\[ P_{\text{DC}} = 109\text{mW} \text{ typically} \]

b) Duty cycle = 5%

\[ P_{\text{DC}} = 21\text{mW} \]

c) See graph on page 3

The above illustrates that for shift register applications, the minimum clock width allowable for the given type of shift register should be used in order to drive the largest number of registers per clock driver.

Example 2: \( V^+ = +17V, V^- = \text{GND} \):

a) Duty cycle = 50%

\[ P_{\text{DC}} = 290\text{mW} \text{ worst-case} \]

\[ P_{\text{DC}} = 218\text{mW} \text{ typically} \]

b) Duty cycle = 100%

\[ P_{\text{DC}} = 580\text{mW} \]

Thus for RAM address line applications, package type and heat sink technique will limit drive capability rather than AC power.

3.2 AC Transient Power (per driver)

AC Transient power is given by:

\[ P_{\text{AC}} = (V^+ - V^-)^2 \times f \times C_{\text{L}} \]

where: \( f \) = frequency of operation

\( C_{\text{L}} \) = Load capacitance (including all strays and wiring)

Example 3: \( V^+ = +5V, V^- = -12V \)

\[ P_{\text{AC}} = 17 \times 17 \times f (\text{MHz}) \times 10^4 \times C_{\text{L}} (\text{nF}) \times 10^{-9} \]

\[ P_{\text{AC}} = 290\text{mW} \text{ per MHz per 1000pF} \]

Thus at 5MHz, a 1000pF load will cause any driver to dissipate one and one half watts. For long shift registers, a driver with the highest package power rating will drive the largest number of bits for the lowest cost per bit.

3.3 Package Selection

Power ratings are based on a maximum junction rating of 175°C. The following guidelines are suggested for package selection. Graphs on page 3 illustrate derating for various operating temperatures.

3.3.1 TO-5 ("H") Package: Rated at 600mW still air (derate at 4.0mW/°C above 25°C) and 900mW with-clip on heat sink (derate at 6.0mW/°C above 25°C). This popular hermetic package is recommended for small systems. Low cost (about 10¢) clip-on-heat sink increases driving capability by 50%.

3.3.2 8-Pin ("N") Molded Mini-DIP: Rated at 600mW still air (derate at 4.0mW/°C above 25°C) and 10 watt soldered to PC board (derate at 8.6mW/°C). Constructed with a special copper lead frame, this package is recommended for medium size commercial systems particularly where automatic insertion is used. (Please note for prototype work, that this package is only rated at 600mW when mounted in a socket and not one watt until it is soldered down.)

3.3.3 TO-8 ("G") Package: Rated at 1.5 watts still air (derate at 10mW/°C above 25°C) and 2.3 watts with-clip on heat sink (Wakefield type 215-1.9 or equivalent—derate at 15mW/°C). Selected for its power handling capability and moderate cost, this hermetic package will drive very large systems at the lowest cost per bit.
3.4 Summary—Package Power Considerations

The maximum capacitative load that the MH0026 can drive is thus determined by package type, heat sink technique, ambient temperature, AC power (which is proportional to frequency and capacitive load) and DC power (which is principally determined by duty cycle). Combining equations previously given, the following formula is valid for any clock driver with negligible input power and negligible power in output high state:

\[ P_{\text{max}(\text{ac})} \times R_{\text{eq}} = \frac{(V^+ - V^-)^2 \times (\text{Dc}) \times 10^{12}}{(V^+ - V^-) \times R_{\text{eq}} \times f (\text{MHz})} \]

or:

\[ C_{\text{L}} \text{ (max in pF)} = \frac{5 \times 10^{12}}{n} \]

Table I illustrates MH0026 drive capability under various system conditions.

4.0 Pulse Width Control

The MH0026 is intended for applications in which the input pulse width sets the output pulse width; i.e., the output pulse width is logically controlled by the input pulse. The output pulse width is given by:

\[ (PW)_{\text{OUT}} = \frac{(PW)_{\text{IN}}}{2} + \frac{t_{\text{OFF}} + t_{\text{ON}}}{2} \]

Two external input coupling capacitors are required to perform the level translation between TTL/DTL and MOS logic levels. Selection of the capacitor size is determined by the desired output pulse width, minimum delay and optimum performance is attained when the voltage at the input of the MH0026 discharges to just above the devices threshold (about 1.5V). If the input is allowed to discharge below the threshold, t_{\text{OFF}} and t_{\text{ON}} will be degraded. The graph on page 3 shows optimum values for C_{\text{IN}} vs desired output pulse width. The value for C_{\text{IN}} may be roughly predicted by:

\[ C_{\text{IN}} = (2 \times 10^{-1}) \times (PW)_{\text{OUT}} \]

For an output pulse width of 500ns, the optimum value for C_{\text{IN}} is:

\[ C_{\text{IN}} = (2 \times 10^{-1}) \times (500 \times 10^{-6}) \approx 1000 \text{pF} \]

**TABLE I.** Worst Case Maximum Drive Capability for MH0026*

<table>
<thead>
<tr>
<th>Package Type</th>
<th>TO-8 With Heat Sink</th>
<th>TO-8 Free Air</th>
<th>Mini-DIP Soldered Down</th>
<th>TO-8 And Mini-DIP Free Air</th>
</tr>
</thead>
<tbody>
<tr>
<td>Max. Operating Frequency</td>
<td>Max. Ambient Temp.</td>
<td>60°C</td>
<td>85°C</td>
<td>60°C</td>
</tr>
<tr>
<td>100kHz</td>
<td>5%</td>
<td>30 k</td>
<td>24 k</td>
<td>19 k</td>
</tr>
<tr>
<td>500kHz</td>
<td>10%</td>
<td>65 k</td>
<td>5.1 k</td>
<td>4.1 k</td>
</tr>
<tr>
<td>1MHz</td>
<td>20%</td>
<td>2.5 k</td>
<td>2.2 k</td>
<td>1.8 k</td>
</tr>
<tr>
<td>2MHz</td>
<td>25%</td>
<td>1.4 k</td>
<td>1.1 k</td>
<td>850</td>
</tr>
<tr>
<td>5MHz</td>
<td>25%</td>
<td>620</td>
<td>470</td>
<td>280</td>
</tr>
<tr>
<td>10MHz</td>
<td>25%</td>
<td>280</td>
<td>220</td>
<td>170</td>
</tr>
</tbody>
</table>

*Note: Values of pF and amperes in use as non-overlapping 3 phase drivers, each side operating at same frequency and duty cycle with \( V^+ - V^- \times 17V. \) For loads greater than 1200 pF, rise and fall times will be limited by output current; see Section 2

**TABLE I.** Worst Case Maximum Drive Capability for MH0026*

<table>
<thead>
<tr>
<th>Package Type</th>
<th>TO-8 With Heat Sink</th>
<th>TO-8 Free Air</th>
<th>Mini-DIP Soldered Down</th>
<th>TO-8 And Mini-DIP Free Air</th>
</tr>
</thead>
<tbody>
<tr>
<td>Max. Operating Frequency</td>
<td>Max. Ambient Temp.</td>
<td>60°C</td>
<td>85°C</td>
<td>60°C</td>
</tr>
<tr>
<td>100kHz</td>
<td>5%</td>
<td>30 k</td>
<td>24 k</td>
<td>19 k</td>
</tr>
<tr>
<td>500kHz</td>
<td>10%</td>
<td>65 k</td>
<td>5.1 k</td>
<td>4.1 k</td>
</tr>
<tr>
<td>1MHz</td>
<td>20%</td>
<td>2.5 k</td>
<td>2.2 k</td>
<td>1.8 k</td>
</tr>
<tr>
<td>2MHz</td>
<td>25%</td>
<td>1.4 k</td>
<td>1.1 k</td>
<td>850</td>
</tr>
<tr>
<td>5MHz</td>
<td>25%</td>
<td>620</td>
<td>470</td>
<td>280</td>
</tr>
<tr>
<td>10MHz</td>
<td>25%</td>
<td>280</td>
<td>220</td>
<td>170</td>
</tr>
</tbody>
</table>

*Note: Values of pF and amperes in use as non-overlapping 3 phase drivers, each side operating at same frequency and duty cycle with \( V^+ - V^- \times 17V. \) For loads greater than 1200 pF, rise and fall times will be limited by output current; see Section 2

**TABLE I.** Worst Case Maximum Drive Capability for MH0026*
application information (cont.)

5.0 Rise & Fall Time Considerations (Note 3)

The MH0026's peak output current is limited to 1.5A. The peak current limitation restricts the maximum load capacitance which the device is capable of driving and is given by:

\[ I = C_L \frac{dV}{dt} \leq 1.5A \]

The rise time, \( t_r \), for various loads may be predicted by:

\[ t_r = \frac{(\Delta V)(250 \times 10^{-12} + C_L)}{V^+ - V^-} \]

Where: \( \Delta V \) = The change in voltage across \( C_L \)

\( V^+ - V^- = 20V \), \( C_L = 1000pF \), \( t_r \) is:

\[ t_r = \frac{(20V)(250 \times 10^{-12} + 10^{-12})}{25ns} \]

For small values of \( C_L \), equation above predicts optimistic values for \( t_r \). The graph on page 3 shows typical rise times for various load capacitances.

The output fall time (see Graph) may be predicted by:

\[ t_f = 2.2R(C_R + C_L)_h \]

6.0 Clock Overshoot

The output waveform of the MH0026 can overshoot. The overshoot is due to finite inductance of the clock lines. It occurs on the negative going edge when \( Q_3 \) saturates, and on the positive edge when \( Q_4 \) turns OFF as the output goes through \( V^+ - V^- \). The problem can be eliminated by placing a small series resistor in the output of the MH0026. The critical value for \( R_s = 2\sqrt{L/C_L} \) where \( L \) is the self-inductance of the clock line.

practice, determination of a value for \( L \) is rather difficult. However, \( R_s \) is readily determined empirically, and values typically range between 10 and 51 ohms. \( R_s \) does reduce rise and fall times as given by:

\[ t_r = t_f = 2.2R_sC_L \]

7.0 Clock Line Cross Talk

At the system level, voltage spikes from \( Q_1 \) may be transmitted to \( Q_2 \) (and vice versa) during the transition of \( Q_1 \) to MOS logic '1'. The spike is due to mutual capacitance between clock lines and is, in general, aggravated by long clock lines when numerous registers are being driven. Transistors \( Q_3 \) and \( Q_4 \) on the \( Q_2 \) side of the MH0026 are essentially "OFF" when \( Q_1 \) is in the MOS logic '0' state since only micro-ampere currents are drawn from the device. When the spike is coupled to \( Q_2 \), the output has to drop at least \( 2V \) before \( Q_3 \) and \( Q_4 \) come on and pull the output back to \( V^+ \).

A simple method for eliminating or minimizing this effect is to add bleed resistors between the MH0026 outputs and ground causing a current of umA to flow in \( Q_4 \). When a spike is coupled to the clock line \( Q_4 \) is already "ON" with a finite \( h_{fe} \). The spike is quickly clamped by \( Q_4 \). Values for \( R \) depend on layout and the number of registers being driven and vary typically between 2k and 10k ohms.

8.0 Power Supply Decoupling

Power supply decoupling is a widespread and accepted practice. Decoupling of \( V^+ \) to \( V^- \) supply lines with at least 0.1 \( \mu \)F noninductive capacitors as close as possible to each MH0026 is strongly recommended. This decoupling is necessary because otherwise 1.5 ampere currents flow during logic transition in order to rapidly charge clock lines.
APPENDIX F

Memory System Exerciser Schematics
ERROR COUNT: 40
APPENDIX G

A 16,384 bit High Density CCD Memory
A 16 384-Bit High-Density CCD Memory

STANLEY D. ROSENBAUM, CHONG HON CHAN, STUDENT MEMBER, IEEE,
J. TERRY CAVES, STEWART C. POON, AND ROBERT W. WALLACE

Abstract—A 16 384-bit charge-coupled device (CCD) memory has been developed for mass storage memory system application where moderate latency, high data rate and low system cost are required. The chip measures only 3.45 x 4.29 mm$^2$ (136 x 169 mil$^2$), fits a standard 16-pin package, and is organized as four separate shift registers of 4096 bits, each with its own data input and data output terminals. A two-level polysilicon gate n-channel process was used for device fabrication. A condensed serial-parallel-serial (CSPS) structure was found to provide the highest packing density. Only two external clocks are required driving capacitances of 60 pF each at one-half the data transfer rate. Operations at data rates of 100 kHz to 10 MHz have been demonstrated experimentally, the on-chip power dissipation at 10 MHz being less than 20 µW/bit.

I. INTRODUCTION

The development of the 16-kbit CCD memory to be described here was aimed at filling the gap between the short access time of random-access memories (RAM's) and the longer access time of fixed-head disks with a cost-effective alternative. For the present device, a fourfold system advantage over RAM systems is projected. This, however, requires the acceptance of longer access times than those already achieved on CCD's, including block-addressable memories [1], [2] and line-addressable memories [3]. These designs provide access to relatively small blocks of serial data: 256, 256, and 128 bits, respectively, while differing in maximum data rates, operating power, and system overheads for clocking, data transfer and data refreshing. The new 16-kbit device described here achieves a higher packing density by using an improved form of serial-parallel-serial organization using relatively large arrays of 2048 bits each, two such arrays being paralleled for each block of 4096 bits. Despite this large block size, the worst case access time is only 410 µs, because the device is capable of operating at a data transfer rate of 10 MHz. However, this organization requires a larger number of clock waveforms, which therefore must be generated on-chip in order to minimize the number of external connections and to keep the system overheads low.

II. ORGANIZATION OF CCD ARRAYS FOR HIGH-DENSITY STORAGE

For any given set of geometrical layout rules, serial-parallel-serial (SPS) organizations offer high packing density because only one sense amplifier is required for a large array, such as the 2048-bit array chosen for the present design. This allows space for designing the sense amplifier to detect extremely small amounts of charge, and the CCD storage electrodes can be small, both for this reason and because the electrode dimensions are not limited by any need to pack the sense amplifier into the repeat spacing of every one or two parallel rows. The simplest form of SPS structure is shown in Fig. 1(a). Whenever the M-bit serial input register becomes filled with data, a serial-parallel transfer is made into the first stores of the M parallel registers, and a parallel-serial transfer into the serial output register occurs whenever this register becomes empty. In the following discussion, it is assumed that these transfers can be made rapidly enough so that the serial data stream need not be interrupted. If there are N bits in every parallel register, and if the input and output dumps are made simultaneously (which is not essential), the total number of bits stored is $M(N + 1)$. However, it is unnecessary to provide
storage for as many as \( M \) bits in each of the serial registers; for example, a two-phase register contains two stores per bit, so that an \( M/2 \)-bit register contains one store for every parallel register. An interlaced structure as shown in Fig. 1(b), having input and output serial registers of only \( M/2 \) bits each, permits a significantly smaller repeat spacing of the parallel registers, which otherwise would be limited by that of the serial registers. The first storage locations of all the parallel registers can then be loaded with data by two successive dumps from the input register, one dump being made from the \( \phi_1 \) stores, and the second dump being made from the \( \phi_2 \) stores after the input register has been refilled. A corresponding procedure can be followed for the output dumps.

After minimizing the repeat spacing of the parallel registers, the next step in achieving highest packing density (again for a given set of layout rules) is to minimize the repeat spacing along the parallel registers. A two-phase structure requires two storage locations per bit, but the density can be increased by almost a factor of two by using the "electrode-per-bit" \((E/B)\) organization, in which a serial string of \( n \) bits can occupy adjacent storage locations \([4]\). The bits are transferred one at a time in sequence, making use of an extra, vacant location which therefore "travels" in the opposite direction to that of transfer. The relative area per bit is then represented by a factor \( (n + 1)/n \), compared to a factor 2 for ordinary two-phase using the same layout geometries. The \( n + 1 \) storage electrodes require individually timed clock waveforms or "ripple clocks," each of which must have fast edges, because the individual transfers must take place one at a time, within a fraction \( 1/(n + 1) \) of the transfer period for the complete string. Each of the \( n + 1 \) transfer electrodes may be driven from the same clock as is applied to the following adjacent storage electrode, as is done in ordinary two-phase clocking. In practice, the charge-handling capability can be approximately doubled by using separate clocking of the transfer electrodes, making a total of \( 2(n + 1) \) clocks, because this enables the use of "full-bucket" charge storage and transfer, increasing the amount of charge reaching the sense amplifier, with resulting increase in noise margins.

Because of the need for a high net rate of data transfer, the ripple clock organization is best suited to a structure with parallel-multiplexed paths, where the parallel transfer rate is only a fraction \( 1/M \) of the incoming data rate. This has been called the "multiplexed electrode-per-bit" organization \((ME/B)\) \([4]\) and is particularly well-suited to being adapted to the SPS type of multiplexed structure. However, another problem is the difficulty of providing a sequence of \( n + 1 \) clocks on successive locations. It could be done by routing a single high-speed clock to each location in turn by using a decoder or ring-counter circuit, but the geometrical layout of this circuitry may actually require a larger repeat spacing than the CCD electrodes. This "pitch limitation" problem is comparable to that which limits the packing density in RAM's. The difficulty can be avoided by adapting the ripple clock principle to short data strings, requiring only a small number of clock waveforms which can be distributed along buses. The clock waveforms also become easier to generate, because more time is available for each individual transfer, and therefore fast edges are not required. Although the packing density factor \( (n + 1)/n \) is less favorable when a small value of \( n \) is chosen, this disadvantage is more than outweighed by the advantage of being able to retain the same closely packed electrode structure as for ordinary two-phase clocking. As Fig. 2 illustrates, the area advantage obtained by increasing the value of \( n \) is relatively small for values of \( n \) greater than three, while the area occupied by clock drivers and distribution buses increases linearly with \( n \). The total area reaches a minimum for quite small values of \( n \), the actual position of the minimum depending in a complicated way on geometrical layout considerations. The dotted curve showing total area in Fig. 2 has been drawn by hindsight, using area parameters obtained on the 16 kbit chip, and extrapolated to other values of \( n \).

The combination of an interlaced serial-parallel-serial organization with a ripple-clock scheme characterized by small values of \( n \) provides a high density of storage, and will be referred to here as "condensed serial-parallel-serial" or CSPS organization. The factor \( n + 1 \) will be referred to as the ripple spacing.

The choice of CSPS as the optimum organization for CCD memories is only justified if the array size is sufficiently large, otherwise the area occupied by the serial registers and sense amplifiers, and the power they consume, become disproportionately large. Fig. 3 illustrates the relationship between array size and average area per bit, for CSPS arrays having the same ripple spacing and multiplexing factors, cell dimensions, sense amplifier, and input and output buffers as used in the 16-kbit CCD. The averaging takes into account the areas oc-

---

**Fig. 1.** Schematic diagram of the SPS structures for two-phase CCD's. (a) Standard. (b) Interlaced.

**Fig. 2.** Relative area per bit versus the number of adjacent bits in a string \( n \).
III. OPTIMIZATION OF MEMORY CHIP

Considerations such as those illustrated in Figs. 2, 3, and 4 led to the selection of a CSPS organization having the particular value \( n = 3 \) for the number of adjacent bits in each string, taking into account the area efficiency factor \((n + 1)/n\), and the need to avoid undue complexity and area in the clock generator circuitry and clock distribution buses. In the geometrical layout which was chosen, the area of each storage location is 278 \( \mu m^2 \) (0.43 \( \text{mil}^2 \)), including the area of the associated transfer gate and isolation between adjacent parallel rows, as illustrated in Fig. 5. Allowing for the factor \((n + 1)/n = 4/3\), the effective area occupied by each bit stored in the parallel part of the array is 368 \( \mu m^2 \) (0.57 \( \text{mil}^2 \)). In order to increase the charge-handling capability of the array, and so to broaden the operating margins at the sense amplifier, the option previously discussed of clocking the storage and transfer electrodes with different waveforms was adopted. This required the generation of eight clocks, rather than four for the main parallel array. A multiplexing factor \( M = 32 \) was chosen, providing 32 parallel registers for each array. Since two arrays are paralleled to make up each block, the effective multiplexing factor is 64 relative to the external data stream, so that at a data rate of 10 MHz the parallel clock frequency is only 156 kHz. Providing two paralleled arrays is considerably more favorable than providing a single array with 64 parallel paths and the same overall block size, since the number of serial transfers experienced by each bit is halved, and the serial transfer frequency is also halved. An array size of 2048 bits was chosen, providing an average area per bit of 419 \( \mu m^2 \) (0.65 \( \text{mil}^2 \)) for each CCD array, equivalent to 516 \( \mu m^2 \) (0.8 \( \text{mil}^2 \))/bit when the array support circuitry is included, as assumed in Fig. 3. Only a small advantage in area per bit and power per bit would have been achieved by choosing a larger array size than 2048 bits, while the access time would have lengthened in proportion. However, another reason for this choice was that it led to a quad-4-kbit configuration on the 16-kbit chip, which was convenient since a standard 16-pin package provides enough pins to permit individual input and output connections to each block, in addition to those required for the dc power rails, two external clocks, and two control inputs.

A third consideration was associated with package currents and the corresponding maximum refresh time of a CCD. Since present-day 4-kbit dynamic MOS RAM's are being manufactured to meet a specified refresh time of 2 ms at temperatures up to 70°C, the same considerations apply to CCD's, because the leakage currents have the same physical cause. A refresh time of 2 ms would indicate a minimum working data rate of 2 MHz, which is far enough removed from the maximum of 10 MHz to provide a flexible speed range. In practice a lower data rate than 2 MHz should be practicable, because the maximum storage time is determined...
by the average leakage current of many storage locations, rather than being limited by the highest leakage location, as in the case of RAM's.

The use of a CSPS structure greatly reduces the undesirable effects of transfer inefficiency, compared to a conventional SPS structure storing the same number of bits. Whereas a conventional two-phase SPS array of 2-kbit size and having 32 parallel paths would subject each charge packet to approximately 66 high-speed transfers and approximately 126 low-speed transfers, the corresponding approximate figures for a CSPS array (assuming \( n = 3 \)) would be only 34 high-speed transfers and 84 low-speed transfers. The benefits of paralleling two arrays could, of course, be obtained in either case. The actual numbers of transfers for each charge packet in the 16-kbit chip are 37 high-speed transfers and 84 low-speed transfers, for the following reasons. In addition to the regular serial shifts and serial-parallel and parallel-serial shifts, there are several extra high-speed transfers. One extra transfer results from a preliminary storage electrode, used for defining the amount of charge launched. Another simplifies the paralleling of the two arrays for every block: an extra storage electrode is placed after the other array. In this way, the two arrays accept data from the input buffer in opposite phases, while being clocked together by common clock waveforms. Another extra transfer is used in conveying charge from the CSPS array to the input node of the sense amplifier. Preliminary experiments showed that the 2-kbit CSPS array could transmit data at clock rates up to 4 MHz without use of a bias charge and with adequate operating margins. However, to achieve satisfactory margins at 5 MHz clock rate (10 MHz on the 16X chip) a bias charge (fat zero) of between 10 and 30 percent was found to be helpful.

Fig. 6 shows the organization of one 4-kbit block of memory, including the bit delays associated with the extra transfers. Each transfer causes a delay of one data bit, which is one half of the clock period. The extra bit delay which follows each sense amplifier is discussed in the next section. Despite the extra bit delays, and the complication resulting from the two-phase interlacing of the serial-parallel transfers, the total number of bits stored in the block at any time has been set at 4096 by proper timing of parallel-serial transfers relative to the timing of the serial-parallel transfers.

IV. SUPPORT CIRCUITRY

A block schematic diagram of the on-chip clock generation circuitry is shown in Fig. 7. The external clocks \( \phi_1, \phi_2 \) drive a divide-two counter, which in turn generates a set of four-phase clocks for operating the internal circuitry. A divide-4 circuit and feedback logic provide an impulse at the parallel clock rate into a 33-stage timing chain, which in turn provides impulses at the proper times to each of the clock waveform generators. Because of the three feedback tappings on the timing chain, the divide-4 circuit actually functions as a divide-16 counter. Each clock generator can be represented as a set/reset flip-flop, which is set by an impulse from one point on the timing chain, and reset from another point. Those clock generators which operate on the main parallel arrays must drive high capacitances, but are not required to switch at high speed. The clock generators which are associated with transfers into and out of the serial registers drive only small capacitances, but must generate fast edges to synchronize with the serial transfer processes. Therefore, the MOS transistors employed in the output driver of each clock generator are all of comparable size, with channel breadth about 30 times the channel length. These provide more than adequate driving capability for the 16-kbit memory. The counters, timing chain, and clock generators have been designed to clear rapidly any illegal states which might be picked up as a result of external clock irregularities. The circuitry also recognizes a "start-up mode" whenever dc power is applied while both external clocks are low, which does not occur during normal operation. Following recognition of the start up mode, the internal clocks will commence with predictable phases relative to the first turn-on of either of the external clocks, and input data can be supplied within 43 or 45 clock cycles, depending on which external clock turns on first.

The data input buffer was designed to accept the incoming data at TTL levels and to supply the CCD input with the appropriate MOS levels. For a high-level input state, the buffer generates an intermediate voltage level on the CCD input gate to launch a "fat zero" charge of approximately 20-30 percent of a full bucket into the CSPS array. Conversely, for a low
level input state a high-level voltage is supplied to the CCD input and a full bucket of charge is launched. Locally generated $\phi_1$ and $\phi_2$ pulses were used at the CCD inputs to provide two-way data splitting.

The sense amplifier at the output of each 2-kbit array is a differential-input flip-flop, which differs, however, from the sense amplifiers commonly used in MOS RAM's [5], for the following reasons. In the RAM flip-flops, the refresh operation is achieved by positive feedback to the input nodes, one input being raised high, and the other being brought down almost to $V_{SS}$ potential. To bring either input node to $V_{SS}$ would cause errors in the present device, since the node could act as a source, allowing charge to run back into the last storage location of the CCD. This problem is inherent in two-phase CCD's [1]. To avoid this problem, a “load-steered” flip-flop was developed, as shown in Fig. 8, whose operation is as follows. The data node and reference node are precharged high during $\phi_1$ clock high level, then $\phi_1$ turns off, dumping the data charge packet and the reference charge packet onto their respective nodes. Almost simultaneously, internal clock $\phi_2$ turns on, bootstrapping the input nodes to relatively high potentials. Depending on the state of the data, one load element passes more current than the other, and by positive feedback on the driving elements the flip-flop is driven into one of its two states. From computer simulation it was found that for a differential input of 0.5 V the realization time of the flip-flop connected to its load capacitance was approximately 30 ns, limited by the rise time of clock $\phi_1$ [Fig. 8(b)]. To achieve such high speed it was necessary to avoid loading the flip-flop with excessive capacitance. This was achieved by using dynamic MOS principles in designing the output buffer. Functionally, this involved storing the output state of the flip-flop, and driving the output buffer during the following bit time. This also reduced the effective propagation delay between the clock transition and the appearance of valid data at the output terminal to the delay of the output buffer alone, so that the operating frequency was not limited by the output circuitry. The tristate output buffer was designed to drive at least one low power Schottky TTL gate. Individual 2-kbit CSPS arrays using this sense amplifier and output buffer were successfully operated at a speed of greater than 7 MHz, which would be equivalent to a data rate of 14 MHz on the 16K chip.

Two control inputs, CHIP SELECT (CS) and WRITE ENABLE (WE), and associated circuitry were provided, designed for operation up to 10-MHz data rate in three functional modes: RECIRCULATE, (CS high), READ and RECIRCULATE (CS low, WE high), READ and WRITE (CS low, WE low). In READ and WRITE mode, the 4-kbit blocks function as digital delay lines, which may be serially interconnected to form larger blocks with no penalty in maximum data rate. It was considered to be important that CHIP SELECT would operate from ordinary 5-V TTL signals, since these signals must be generated individually for all the memory devices which are or tied to common data buses. WRITE ENABLE requires a full clock level, but this is not a serious disadvantage because this signal can be supplied to a group of devices from a common driver.

Fig. 9 shows the timing diagram of the operating waveforms of the 16-kbit memory. Only two high level clocks ($\phi_1$, $\phi_2$) and a high level WE control input are needed, all data inputs, data outputs and CS control input are TTL levels.

V. CHIP LAYOUT

The timing chain and clock generators which were common to all four memory blocks were distributed along the center axis of the chip, since this was found to minimize the area required by interconnections. The resulting layout is shown in Fig. 10. The four data input buffers were located along the central region also, so that the sense amplifiers, output buffers, and local clock generators could be situated along the two longer sides of the chip. The input/output control circuits were placed along the shorter sides, as were all the bonding pads for external connections, since this provided a rectangular.
chip format which was more economical in total area, and also more suited to being fitted into a standard 16-pin dual-in-line package. The overall dimensions of the chip are 3.45 mm (136 mils) by 4.29 mm (169 mils), the average area per bit of storage being 900 µm² (1.4 mil²). Comparing this figure with the 516 µm² (0.8 mil²)/bit occupied by the CSPS arrays and local support circuits alone, it can be seen that the common circuit overheads increase the area per bit by a considerable amount, although the area per bit is still very attractive compared to MOS 4-kbit RAM'S which typically occupy a chip of the same size.

VI. Experimental Verification

The 16-kbit CCD memory was designed and fabricated using a two-level polysilicon gate n-channel process [6]. A photomicrograph of the finished device is shown in Fig. 11.

For most purposes of testing for data throughput, the input data were set up to fill the parallel arrays with diagonal patterns of isolated ONE's in a background of ZERO's, and then inverted to replace this by a pattern of isolated ZERO's in a background of ONE's. These patterns were generated by setting a ONE in
a background of zero's, repeating the one every 66 bits for a total of 4096 bits, and then generating the complementary sequence for another 4096 bits. The output data were verified by comparison with a repeat of the input test data.

It was found that these patterns were effective for most purposes, and especially for measuring the operating margins of the device at high frequencies, because the effects of charge transfer inefficiency are especially pronounced for isolated one's or isolated zero's. An example of the input and output data waveforms at a data frequency of 10 MHz is shown in Fig. 12. Diagonal test patterns do not show up clearly on the monitoring oscilloscope, and therefore a nondiagonal test pattern was used to make this photograph. Fig. 13 shows an example of the operating range of dc and clock supply voltages, also at a data frequency of 10 MHz. Two examples of the internally-generated clock waveforms are shown in Fig. 14, together with the two external clocks \( \phi_1, \phi_2 \) for comparison, the external clock frequency being 5 MHz. One example shows one of the low-speed clocks applied to storage electrodes in the parallel array, running at the parallel transfer frequency of 156 kHz. The uneven amplitude of the clock high level is caused by capacitive coupling with adjacent electrodes, and is not a defect. The second example shows a strobe clock, used to enable the serial-parallel transfers. This clock produces two pulses at the parallel transfer frequency, one pulse having \( \phi_1 \) timing, and the other having \( \phi_2 \) timing, as required for the two-phase interlacing.

The principal contribution to operating power is the current drain from the positive dc supply, \((V_{DD} \text{ to } V_{SS})\), and at 10 MHz this amounts to almost 300 mW at a +12 V supply, about 18 \( \mu W \) per bit. Half of this power is dissipated in the output buffers and sense amplifiers, for high speed sensing and to provide TTL compatible outputs. The other half of the power is dissipated equally among 1) the data input buffers with local clock inverters, 2) the \( CS \) inverters for I/O control, and 3) the on-chip clock generation circuits. It is evident that a fair proportion of the power is dissipated to achieve TTL compatibility. Notice that only a fraction (1/6) of the total power is needed to generate all the necessary waveforms to drive the CSPS arrays.

A smaller contribution of 60 mW is dissipated in the external clock drivers, resulting in a total operating power of approximately 22 \( \mu W \) per bit at 10 MHz. By monitoring the transient current drain for the dc power supply, it was verified that the major current drain occurs during \( \phi_1 - \phi_2 \) clock overlap, and overall drain is therefore reduced greatly by reducing the overlap to between 10 and 20 ns, which is readily achieved using ordinary circuit techniques. At low frequencies the overall drain is reduced, since the clock overlaps occupy a smaller fraction of the total cycle, and the remaining power drain is largely caused by the eight sense amplifiers.

VII. CONCLUSIONS

This work has demonstrated the practical realization of a 16 384-bit CCD memory on a silicon chip which is small enough for high yield, low cost manufacturing by present-day techniques, and suitable for applications requiring low overall system cost per bit of storage. The result was made possible by the introduction of a condensed serial-parallel-serial organization as a way to achieve optimum packing density, taking into account the practical problems of peripheral pitch limitations, and the need to generate the clock waveforms on-chip by circuitry of small total area. Although many improvements of detail can still be made to the design, to reduce chip size and power drain still further, the device as described should be a suitable candidate for filling the "access gap" in memory technologies. In addition, extension of the CSPS concept to memory chips of at least 64 kbits can be readily predicted, making use of new developments in processing technology which are already being applied to the development of other MOS and CCD structures.

ACKNOWLEDGMENT

The authors wish to thank D. R. Colton and C. R. Robinson for important contributions to the CSPS concept, and J. J. White for consultation regarding process tolerances and yields.

REFERENCES


Stanley D. Rosenbaum was born in London, England. He received the degree in physics from London University, London, England, in 1958 and graduated from the University of Ottawa, Ottawa, Ont., Canada, in 1972. He has experience in the design of electronic test equipment and has conducted research on semiconducting elements, compounds, and alloys. Since 1958 he has been actively involved in the development of many kinds of semiconductor devices, including bipolar transistors and diodes, microwave varactor diodes, JFET's, MOS devices, and digital bipolar integrated circuits. Since 1972 he has worked on the development of charge-coupled devices (CCD's), and is presently Manager of a design team with Bell-Northern Research, Ottawa, Ont., Canada, engaged in the development of CCD memories and signal processing devices.
Chong Hon Chan (S'75) was born in Kuala Lumpur, Malaysia, on August 4, 1944. He received the B.S. degree from the National Taiwan University, Taipei, and the M.A.Sc. degree from the University of Waterloo, Waterloo, Ont., Canada, both in electrical engineering, in 1967 and 1969, respectively. He was a Research and Teaching Assistant in the Department of Electrical Engineering, University of Waterloo, between 1967 and 1973. In 1973 he joined Bell-Northern Research, Ottawa, Ont., Canada as a member of the Scientific Staff, working in the Silicon Technology Laboratory. He is presently engaged in MOS and charge-coupled devices circuit designs, and is working towards the Ph.D. degree at the University of Waterloo.

J. Terry Caves was born in Ottawa, Ont., Canada, in 1947. He graduated from Algonquin School of Applied Arts and Technology, Ottawa, Ont., Canada. He joined Bell-Northern Research, Ottawa, Ont., Canada, in 1969 where he was involved in the development of a p-n-p-n air isolated integrated crosspoint switch, which was intended for wide-band telephone system applications and aroused widespread interest. Since 1971 he has been involved in Bell-Northern's CCD development program, concentrating mainly on digital applications and MOS support circuitry.

Robert W. Wallace was born in Calgary, Alta., Canada, on November 7, 1953. He graduated from the Southern Alberta Institute of Technology, Calgary, Alta., Canada, with an honors diploma. He joined Bell-Northern Research, Ottawa, Ont., Canada, in 1973 where he was involved in the optoelectronics program. Since 1974 he has been involved in the CCD development program, concentrating mainly on testing development, digital applications, and systems.

Stewart C. Poon was born in Hong Kong on October 26, 1946. He received the B.S. degree from San Diego State University, San Diego, CA, and the M.S. degree from the University of California, Berkeley, both in electrical engineering, in 1969 and 1970, respectively. He joined Intel Corporation as a Design Engineer in 1972. From 1973 to 1975 he was with Microsystem International Ltd. Currently he is a member of the Scientific Staff with Bell-Northern Research, Ottawa, Ont., Canada. He has been involved with MOS and CCD circuit designs.
APPENDIX H

Preliminary Specifications of the CC16M1

Recirculating Serial Memory
FEATURES

- N-Channel 2-Level Silicon Gate Fabrication
- Organized for Mass Memory (Silicon Disk) Applications
- TTL Compatible Inputs/Outputs
- ±5V, +12V Power Supplies
- Low Power Dissipation, <20μW/bit at Max. Data Rate
- Two Overlapping Clocks at Half Data Rate
- Clock Capacitances 60pF
- All Other Clocks Generated on-Chip.
- Data Rate from 1 to 10 Megabits/sec.
- Tri-state Outputs
- Separate CHIP SELECT and WRITE ENABLE Inputs
- Configuration - Quad 4096 Bit

DESCRIPTION

The CC16M1 is a 16K bit CCD memory, organized as four shift registers of 4096 bits each with separate inputs and tri-state outputs. Each input data stream is split into two serial-parallel-serial memory arrays of 2048 bits each, providing high-density storage. Data access is controlled by CHIP SELECT (CS) and WRITE ENABLE (WE) inputs. When CS is high, the outputs are held in the off (high impedance) state*. Output data from all four shift registers become available at the output terminals whenever CS is held low. Writing into all four shift registers occurs whenever both CS and WE are turned low; for all other conditions of CS and WE, data in all four shift registers recirculates automatically. The input or output data terminals or WE terminals of different packages may be OR-tied together.

The CC16M1 generates several internal clocks, to operate the memory arrays. Following any interruption of power supplies or clocks, a minimum of 43 clock cycles should be allowed to elapse before any data is written into the device.

* Except during $\phi_1 - \phi_2$ overlap, when DATA OUTPUT = DATA INPUT

REV. - MARCH, 1976
PRELIMINARY SPECIFICATIONS

N-CHANNEL CCD 16K BIT (4096 x 4)
RECCIRCULATING SERIAL MEMORY CC16M1

CC16M1

PIN CONFIGURATIONS OF CC16M1

VDD 1 16 VCC
DI1 2 15 DI4
\( \phi_1 \) 3 14 WE
DO1 4 13 DO4
DO2 5 12 DO3
CS 6 11 \( \phi_2 \)
DI2 7 10 DI3
GND 8 9 VBB

PIN NAMES

<table>
<thead>
<tr>
<th>DI1, DI2, DI3, DI4</th>
<th>DATA INPUTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>DO1, DO2, DO3, DO4</td>
<td>DATA OUTPUTS</td>
</tr>
<tr>
<td>( \phi_1, \phi_2 )</td>
<td>CCD CLOCK INPUTS</td>
</tr>
<tr>
<td>CS</td>
<td>CHIP SELECT INPUT</td>
</tr>
<tr>
<td>WE</td>
<td>WRITE ENABLE INPUT</td>
</tr>
<tr>
<td>VDD, VBB, VCC, GND</td>
<td>POWER SUPPLIES</td>
</tr>
</tbody>
</table>

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias - - - - - - - 0°C to + 70°C
Storage Temperature - - - - - - - - - - -65°C to + 150°C
Voltages on Any or All Terminals
  with Respect to VBB - - - - -0.3V to + 25V
Power Dissipation - - - - - - - - - - -1.0W

* stresses above the Absolute Maximum Ratings may cause permanent damage to the device.
### PRELIMINARY SPECIFICATIONS

**N-CHANNEL CCD 16K BIT (4096 x 4)**

**RECIRCULATING SERIAL MEMORY CC16M1**

#### D.C. OPERATING CHARACTERISTICS

$T_{ambient} = 0^\circ C$ to $+70^\circ C$, $V_{cc} = +5V \pm 5\%$, $V_{SS} = 0V$

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETERS</th>
<th>LIMITS</th>
<th>UNIT</th>
<th>TEST CONDITIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{DD}$</td>
<td>Power Supply (DC)</td>
<td>11 12 13</td>
<td>V</td>
<td>see operating range chart</td>
</tr>
<tr>
<td>$V_{BB}$</td>
<td>Power Supply (DC)</td>
<td>-6 -5 -4</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>$V_{0H}$</td>
<td>$\phi_1, \phi_2$ Input High Voltage</td>
<td>$V_{DD} - 2$</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>$V_{0L}$</td>
<td>$\phi_1, \phi_2$ Input Low Voltage</td>
<td>-0.3 0.2 0.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>$V_{IH}$</td>
<td>Data Input High Voltage</td>
<td>3.0 3.5 $V_{DD} + 2$</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>$V_{IL}$</td>
<td>Data Input Low Voltage</td>
<td>-0.3 0.2 0.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>$V_{SH}$</td>
<td>CS High Voltage</td>
<td>3.0 3.5 $V_{DD} + 2$</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>$V_{SL}$</td>
<td>CS Low Voltage</td>
<td>-0.3 0.2 0.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>$V_{WH}$</td>
<td>WE High Voltage</td>
<td>$V_{DD} - 2$</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>$V_{WL}$</td>
<td>WE Low Voltage</td>
<td>-0.3 0.2 0.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>$V_{OH}$</td>
<td>Data Output High Voltage</td>
<td>2.4 $V_{CC}$</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>$V_{OL}$</td>
<td>Data Output Low Voltage</td>
<td>0 0.2 0.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>$I_{DD1}$</td>
<td>Standby $V_{DD}$ Supply Current</td>
<td>22 mA</td>
<td></td>
<td>$CS$ High, 10 MHz</td>
</tr>
<tr>
<td>$I_{DD2}$</td>
<td>Average $V_{DD}$ Supply Current</td>
<td>16 mA</td>
<td></td>
<td>$CS$ High, 1 MHz</td>
</tr>
<tr>
<td>$I_{CC}$</td>
<td>Average $V_{CC}$ Supply Current</td>
<td>27 mA</td>
<td></td>
<td>$CS$ Low, 10 MHz</td>
</tr>
<tr>
<td>$I_{BB}$</td>
<td>Average $V_{BB}$ Supply Current</td>
<td>2.8 mA</td>
<td></td>
<td>$CS$ Low, One LS TTL Load per Output at 10 MHz</td>
</tr>
</tbody>
</table>

$V_{BB} = -5V$, $V_{DD} = +12V$
## SYMBOLS AND LIMITS

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETERS</th>
<th>LIMITS</th>
<th>UNIT</th>
<th>TEST CONDITIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>I_{\phi H}</td>
<td>$\phi_1$, $\phi_2$ High Current</td>
<td>1.25</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>I_{\phi L}</td>
<td>$\phi_1$, $\phi_2$ Low Current</td>
<td>50</td>
<td>$\mu$A</td>
<td></td>
</tr>
<tr>
<td>I_{IH}</td>
<td>Data Input High Current</td>
<td>10</td>
<td>$\mu$A</td>
<td></td>
</tr>
<tr>
<td>I_{IL}</td>
<td>Data Input Low Current</td>
<td>10</td>
<td>$\mu$A</td>
<td></td>
</tr>
<tr>
<td>I_{SH}</td>
<td>CS High Current</td>
<td>10</td>
<td>$\mu$A</td>
<td></td>
</tr>
</tbody>
</table>
| I_{SL} | CS Low Current | 2 | 5* | mA | $V_{\phi H} = V_{DD} = 12V$
| I_{WH} | WE High Current | 10 | $\mu$A | |
| I_{WL} | WE Low Current | 10 | $\mu$A | |
| I_{OH} | Output High Current | 10 | $\mu$A | $V_{OH} = V_{CC}$, CS Low |
| I_{OL} | Output Low Current | 0.4 | mA | $V_{OL} = 0.4V$, CS Low |

*Maximum Current Sink occurs during $t_o$, the Overlap time between $\phi_1$ and $\phi_2$. |
PRELIMINARY SPECIFICATIONS
N-CHANNEL CCD 16K BIT (4096 x 4)
RECIRCULATING SERIAL MEMORY CC16M1

A.C. CHARACTERISTICS

\[ T_A = +25^\circ C, \quad V_{CC} = +5V \pm 5\%, \quad V_{BB} = -5V \pm 5\%, \quad V_{DD} = +12V \pm 5\%, \quad V_{SS} = 0V \]

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETERS DESCRIPTION</th>
<th>LIMITS</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>MIN.</td>
<td>TYP.</td>
</tr>
<tr>
<td>( t_H )</td>
<td>Clock ( (\phi_1, \phi_2) ) High Time</td>
<td>120</td>
<td>1000</td>
</tr>
<tr>
<td>( t_L )</td>
<td>Clock ( (\phi_1, \phi_2) ) Low Time</td>
<td>60</td>
<td>940</td>
</tr>
<tr>
<td>( t_o )</td>
<td>Clocks Overlap Time</td>
<td>20</td>
<td>100</td>
</tr>
<tr>
<td>( t_{HL} )</td>
<td>Clock High to Low Transition Time</td>
<td>10</td>
<td>20</td>
</tr>
<tr>
<td>( t_{LH} )</td>
<td>Clock Low to High Transition Time</td>
<td>10</td>
<td>20</td>
</tr>
<tr>
<td>( t_c )</td>
<td>Cycle Time</td>
<td>200</td>
<td>2000</td>
</tr>
<tr>
<td>( t_{si} )</td>
<td>Input Setup Time</td>
<td>30</td>
<td></td>
</tr>
<tr>
<td>( t_{hi} )</td>
<td>Input Hold Time</td>
<td>0</td>
<td>15</td>
</tr>
<tr>
<td>( t_{ss} )</td>
<td>( \overline{CS}, \overline{WE} ) Setup Time</td>
<td>15</td>
<td></td>
</tr>
<tr>
<td>( t_{hs} )</td>
<td>( \overline{CS}, \overline{WE} ) Hold Time</td>
<td>0</td>
<td>5</td>
</tr>
<tr>
<td>( t_d )</td>
<td>Output Delay Time</td>
<td></td>
<td>30</td>
</tr>
<tr>
<td>( t_v )</td>
<td>Output Valid Time</td>
<td>30</td>
<td></td>
</tr>
</tbody>
</table>

CAPACITANCES:

\[ T_A = 25^\circ C, \quad V_{CC} = +5V \pm 5\%, \quad V_{BB} = -5V \pm 5\%, \quad V_{DD} = +12V \pm 5\%, \quad V_{SS} = 0V \]

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER DESCRIPTION</th>
<th>NOMINAL LIMIT</th>
<th>UNIT</th>
<th>CONDITIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>( C_{1N1} )</td>
<td>Input Capacitance</td>
<td>6</td>
<td>pF</td>
<td>( CS ) Low, ( WE ) Low</td>
</tr>
<tr>
<td>( C_{1N2} )</td>
<td>Input Capacitance</td>
<td>4</td>
<td>pF</td>
<td>All other Condition</td>
</tr>
<tr>
<td>( C_{OUT1} )</td>
<td>Output Capacitance</td>
<td>8</td>
<td>pF</td>
<td>( CS ) Low</td>
</tr>
<tr>
<td>( C_{OUT2} )</td>
<td>Output Capacitance</td>
<td>3</td>
<td>pF</td>
<td>( CS ) High</td>
</tr>
<tr>
<td>( C_\phi )</td>
<td>Clock ( (\phi_1, \phi_2) ) Capacitance</td>
<td>60</td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>( C_{\phi12} )</td>
<td>( \phi_1 ) to ( \phi_2 ) Capacitance</td>
<td>8</td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>( C_S )</td>
<td>( \overline{CS} ) Capacitance</td>
<td>8</td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>( C_W )</td>
<td>( \overline{WE} ) Capacitance</td>
<td>6</td>
<td>pF</td>
<td></td>
</tr>
</tbody>
</table>
PRELIMINARY SPECIFICATIONS

N-CHANNEL CCD 16K BIT (4096 x 4)

RECIRCULATING SERIAL MEMORY CC16M1

OPERATING WAVEFORMS