General Disclaimer

One or more of the Following Statements may affect this Document

- This document has been reproduced from the best copy furnished by the organizational source. It is being released in the interest of making available as much information as possible.

- This document may contain data, which exceeds the sheet parameters. It was furnished in this condition by the organizational source and is the best copy available.

- This document may contain tone-on-tone or color graphs, charts and/or pictures, which have been reproduced in black and white.

- This document is paginated as submitted by the original source.

- Portions of this document are not fully legible due to the historical nature of some of the material. However, it is the best reproduction available from the original submission.

Produced by the NASA Center for Aerospace Information (CASI)
A MEMORY-MAPPED OUTPUT INTERFACE: OMEGA NAVIGATION OUTPUT DATA FROM THE JOLT (TM) MICROCOMPUTER

A hardware interface which allows both digital and analog data output from the JOLT microcomputer is described in context of the Ohio University software-based Omega Navigation Receiver.

by

Robert W. Lilley
Avionics Engineering Center
Department of Electrical Engineering
Ohio University
Athens, Ohio 45701

August 1976

Supported by

National Aeronautics and Space Administration
Langley Research Center
Hampton, Virginia
Grant NGR 36-009-017
I. INTRODUCTION

During the development of the Ohio University software-based Omega receiver prototype (see Ref. 1, 2), an output device interface became necessary so as to compare software outputs with similar outputs of former hardware modules. The software receiver is being compared with the Ohio University Omega receiver prototype produced for NASA. *

The interface hardware described in this paper is designed for output of six (or eight with simple extensions) bits of binary output in either digital or analog form in response to a memory store command from the JOLT(TM) microcomputer being designed into the receiver.

The interface has been produced in breadboard form and is operational as an evaluation aid for the software Omega receiver.

II. CIRCUIT DESCRIPTION

Figure 1 illustrates the circuit diagram for the output interface. Address selection is performed via the CD4002 NOR gate. When the JOLT address bus contains address 9XXX, the NOR enables CD4011 NAND gate. When the JOLT *WRITE line goes high during the second JOLT clock phase, the inverted NAND gate output fires the latch CD4508. The latch captures JOLT data bus outputs at the instant it is enabled. In the breadboard unit, only the six high-order bits are transferred; the low order two bits are available with minor modifications.

Digital output can be drawn off at the latch outputs, with buffering considered desirable to avoid loading down the latch outputs. A resistor network provides the high-impedance analog output, suitable for driving a high-Z meter or a 0-100 microamp movement through a series resistor for scaling.

III. PROGRAMMING NOTES

This interface latches output data onto the analog and digital output lines automatically when address 9XXX is referenced by the JOLT in a Store Accumulator operation. Since the address seen by the interface comes directly from the address bus and is the JOLT effective address after address computation, the interface will react to all appropriate addressing modes (indexed, indirect, etc.). The store operation itself performs the output operation. The output data remains static (at the last accumulator value stored at 9XXX) until another store operation to 9XXX is performed by the JOLT.

In practice, a Rustrak(TM) 0-100 microamp chart recorder has been used successfully with the unit, using the series 100K potentiometer as a scaling device.

* The work reported here was supported by the NASA Joint University Program in Air Transportation Systems at Ohio University.
Using an oscilloscope at the analog output terminal (the common tiepoint of the D/A resistors), the following JOLT program can be used to test the interface. Output should be a sawtooth wave as the analog output is driven in a ramp through its 64 stages as the memory location 0050 is incremented from zero to 255 and wraps around on overflow. Each output state is held for four counts at 0050 since only the high-order six bits are converted to analog in this interface design.

<table>
<thead>
<tr>
<th>Program Counter</th>
<th>Op Code</th>
<th>Remark</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>AD 50 00</td>
<td>Get 0050</td>
</tr>
<tr>
<td>0003</td>
<td>8D 90 00</td>
<td>Store in output latch</td>
</tr>
<tr>
<td>0006</td>
<td>EE 50 00</td>
<td>Increment 0050</td>
</tr>
<tr>
<td>0009</td>
<td>4C 00 00</td>
<td>Loop</td>
</tr>
</tbody>
</table>

IV. REFERENCES
