HIGH FREQUENCY CAPACITOR-DIODE VOLTAGE MULTIPLIER
DC-DC CONVERTER DEVELOPMENT

J. J. Kisch
R. M. Martinelli

TECHNOLOGY SUPPORT DIVISION
HUGHES AIRCRAFT COMPANY
CULVER CITY, CALIFORNIA

Prepared for
NATIONAL AERONAUTICS AND SPACE ADMINISTRATION
NASA LEWIS RESEARCH CENTER
CONTRACT NAS 3-20111
Abstract
A power conditioner was developed which used a capacitor-diode voltage multiplier to provide a high voltage without the use of a step-up transformer. The power conditioner delivered 1200 Vdc at 100 watts and was operated from a 120 Vdc line. The efficiency was in excess of 90 percent. The component weight was 197 grams. A modified boost-add circuit was used for the regulation. A short-circuit-protection circuit was used which turns off the drive circuit upon a fault condition, and recovers within 5 ms after removal of the short. High energy density polysulfone capacitors and high-speed diodes were used in the multiplier circuit.
FOREWORD

This report documents work performed by the Hughes Aircraft Company during the period of 14 June 1976 to 14 July 1977 for the NASA Lewis Research Center under Contract NAS 3-20111. The NASA Project Manager was William T. Harrigill. The Program Manager at Hughes Aircraft Company was Jack J. Kisch. Mr. Robert M. Martinelli was responsible for the circuit design.
A power conditioner was developed which used a capacitor-diode voltage multiplier to provide a high voltage without the use of a step-up transformer. The power conditioner delivered 1200 Vdc at 100 watts and was operated from a 120 Vdc line. The efficiency was in excess of 90 percent. The component weight was 197 grams. A modified boost-add circuit was used for the regulation. A short-circuit protection circuit was used which turns off the drive circuit upon a fault condition, and recovers within 5 ms after removal of the short. High energy density polysulfone capacitors and high-speed diodes were used in the multiplier circuit.
CONTENTS

1.0 INTRODUCTION .......................................... 1-1

2.0 CIRCUIT CONSIDERATIONS ................................. 2-1

Voltage Multiplier ........................................ 2-1
Drive Circuit ............................................. 2-5
Regulation Techniques ..................................... 2-6

3.0 FINAL CIRCUIT DESIGN .................................... 3-1

Capacitor-Diode Circuit .................................... 3-1
Switching Transistors ..................................... 3-8
Drive Circuit ............................................... 3-8
Short-Circuit Protection ................................. 3-10
Bias Supply .................................................. 3-12
Control Loop ................................................ 3-13
Loss Summary ............................................... 3-16
Component Weight ........................................ 3-18
Reliability ................................................... 3-19
Breadboard Construction ................................... 3-21

4.0 CAPACITOR SELECTION .................................... 4-1

Film Selection ............................................... 4-1
Final Design .................................................. 4-2

5.0 TEST RESULTS ............................................. 5-1

6.0 CONCLUSIONS AND RECOMMENDATIONS .................. 6-1

7.0 ACKNOWLEDGEMENTS ..................................... 7-1

8.0 REFERENCES ............................................... 8-1

APPENDIX A OUTPUT RIPPLE VOLTAGE DEVIATION .......... A-1

APPENDIX B RECTIFIER FORWARD LOSSES CALCULATION .... B-1

APPENDIX C POWER DISSIPATION EQUATIONS ................. C-1

APPENDIX D STATEMENT OF WORK .......................... D-1
LIST OF TABLES

<table>
<thead>
<tr>
<th>Table</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Comparison of CDVM Circuits</td>
<td>2-4</td>
</tr>
<tr>
<td>2</td>
<td>Evaluation of Power Transistors</td>
<td>2-6</td>
</tr>
<tr>
<td>3</td>
<td>Regulator Tradeoff Summary</td>
<td>2-9</td>
</tr>
<tr>
<td>4</td>
<td>Predicted CDVM Converter Losses, $P_O = 100\text{W}$, $V_{IN} = 120\text{vdc}$ Transistors — MJ7160</td>
<td>3-17</td>
</tr>
<tr>
<td>5</td>
<td>Weight Summary</td>
<td>3-18</td>
</tr>
<tr>
<td>6</td>
<td>Weight of Cased Multiplier</td>
<td>3-19</td>
</tr>
<tr>
<td>7</td>
<td>Reliability Prediction</td>
<td>3-21</td>
</tr>
<tr>
<td>8</td>
<td>CDVM Converter Efficiency</td>
<td>5-2</td>
</tr>
<tr>
<td>9</td>
<td>Output Voltage Regulation</td>
<td>5-2</td>
</tr>
<tr>
<td>10</td>
<td>CDVM Converter Performance at Temperature Extremes</td>
<td>5-6</td>
</tr>
<tr>
<td>Figure</td>
<td>Description</td>
<td>Page</td>
</tr>
<tr>
<td>--------</td>
<td>------------------------------------------------------------------------------</td>
<td>--------</td>
</tr>
<tr>
<td>1</td>
<td>Capacitor-Diode Voltage Multiplier Circuit Designs</td>
<td>2-2</td>
</tr>
<tr>
<td>2</td>
<td>Voltage Drive - Unsaturated Transistor Operation</td>
<td>2-5</td>
</tr>
<tr>
<td>3</td>
<td>Regulation Techniques</td>
<td>2-7</td>
</tr>
<tr>
<td>4</td>
<td>Driver and Regulator Circuit</td>
<td>3-2</td>
</tr>
<tr>
<td>5</td>
<td>Current Paths for the Two-Phase CDVM</td>
<td>3-3</td>
</tr>
<tr>
<td>6</td>
<td>Currents in the Multiplier Capacitors</td>
<td>3-4</td>
</tr>
<tr>
<td>7</td>
<td>Capacitor Charging Circuit</td>
<td>3-6</td>
</tr>
<tr>
<td>8</td>
<td>Drive Circuit</td>
<td>3-9</td>
</tr>
<tr>
<td>9</td>
<td>Drive Circuit Logic Waveforms</td>
<td>3-9</td>
</tr>
<tr>
<td>10</td>
<td>Short Circuit Sense Circuit</td>
<td>3-11</td>
</tr>
<tr>
<td>11</td>
<td>15 Vdc Bias Voltage Supply</td>
<td>3-13</td>
</tr>
<tr>
<td>12</td>
<td>Control Loop Model</td>
<td>3-14</td>
</tr>
<tr>
<td>13</td>
<td>Capacitor Multiplier Transfer Function</td>
<td>3-14</td>
</tr>
<tr>
<td>14</td>
<td>Equivalent Circuit of the Control Amplifier</td>
<td>3-15</td>
</tr>
<tr>
<td>15</td>
<td>Open Loop Frequency Response</td>
<td>3-15</td>
</tr>
<tr>
<td>16</td>
<td>Line Compensation Technique</td>
<td>3-16</td>
</tr>
<tr>
<td>17</td>
<td>Efficiency of CDVM Power Supply</td>
<td>3-17</td>
</tr>
<tr>
<td>18</td>
<td>Capacitor-Diode Module</td>
<td>3-19</td>
</tr>
<tr>
<td>19</td>
<td>CDVM Breadboard Assembly</td>
<td>3-22</td>
</tr>
<tr>
<td>20</td>
<td>Dissipation Factors of PVF2 and Polysulfone Films</td>
<td>4-2</td>
</tr>
<tr>
<td>21</td>
<td>Output Ripple Voltage</td>
<td>5-3</td>
</tr>
<tr>
<td>22</td>
<td>Transient Load and Line Tests</td>
<td>5-4</td>
</tr>
<tr>
<td>23</td>
<td>Short-Circuit Recovery Response</td>
<td>5-6</td>
</tr>
<tr>
<td>24</td>
<td>Capacitor-Diode Voltage Multiplier Regulator</td>
<td>5-7</td>
</tr>
</tbody>
</table>
1.0 INTRODUCTION

Voltage multiplier power supplies have been used for many years. Cockroft and Walton built an 800 kV supply for an ion accelerator in 1932. Since that time the capacitor-diode voltage multiplier (CDVM) has been used primarily when high voltages and low currents were required. The use of CDVM circuits reduces the size of the high voltage transformer and, in some cases, makes it possible to eliminate the transformer entirely.

Until recent years the CDVM circuit was not seriously considered for high efficiency, low weight power supplies delivering a considerable amount of power. However, recent technological developments have made it possible to design CDVM converters with an efficiency comparable to that of the more conventional transformer-rectifier-filter circuit, but at a considerably lower weight. Several developments in the component field have contributed to this possibility. The availability of fast switching diodes and transistors has made it possible to operate the converter at higher frequencies, resulting in a reduced value of the capacitance required in the CDVM. Also, the development of high power density capacitors using polyvinylidene fluoride (PVF2) or polysulfone films has resulted in a significant reduction in the size and weight of the CDVM capacitors.

During the years 1974 through 1976, W. T. Harrigill and I. T. Meyers of the NASA Lewis Research Center developed a 100 W, 1000 Vdc converter operating at frequencies of 50 to 200 kHz. This work also provided the initial analyses for this type of circuit thereby demonstrating the feasibility of designing a highly efficient, low weight CDVM power supply.

The objective of this program was to extend the available technology for CDVM power conditioners to include control and regulation circuitry.
The circuits to be developed were for a 1200 Vdc, 100W converter operating from a 120 Vdc line and having an internal operating frequency of 50 to 150 kHz.

As a result of this study a CDVM converter was developed which had an efficiency of more than 90 percent at 100W with a component weight of approximately 200 grams. It was demonstrated that the calculated MTBF of over 500,000 hours was comparable to that of a transformer/rectifier power supply.

The ability of the circuit to meet the specification requirements, shown in Appendix D, was demonstrated by building two breadboard power supplies. Extensive tests were performed to verify the operation of these power supplies.
2.0 CIRCUIT CONSIDERATIONS

During the first phase of the program, studies were conducted to determine the optimum configuration of the voltage multiplier, drive circuits, and regulation techniques. The results of these tradeoff studies are presented here. A complete discussion of the final circuit design is given in Section 3.0.

VOLTAGE MULTIPLIER

To compare four different configurations of the capacitor-diode voltage multiplier circuit, designs were generated for each circuit assuming 100W load, 2 percent output voltage ripple and times nine voltage multiplication. Figure 1 shows the four circuits which were considered. Two single-phase circuits were evaluated; one (Type A) resulted in a voltage equal to the input voltage $V_{\text{in}}$ on each capacitor, the other (Type B) resulted in two times $V_{\text{in}}$ on each capacitor. Type A and Type B two-phase circuits were also compared. Assuming equal capacitor values throughout the multiplier, the capacitance value for each configuration was derived in terms of load current, number of stages, output peak-to-peak ripple voltage, and switching frequency. The equations are summarized below. See Appendix A for derivations.

Single-phase, Type A

$$C_{1A} = 40.5 \frac{I_L}{\Delta V f} \quad C_{\text{TOT}} = 17 C_{1A}$$

Single-phase, Type B

$$C_{1B} = 12.5 \frac{I_L}{\Delta V f} \quad C_{\text{TOT}} = 17 C_{1B}$$

Two-phase, Type A

$$C_{2A} = 18 \frac{I_L}{\Delta V f} \quad C_{\text{TOT}} = 16 C_{2A}$$
Figure 1. Capacitor-diode voltage multiplier circuit designs.
Two-phase, Type B

\[ C_{2B} = 5 \frac{I_L}{\Delta V f} \quad \text{and} \quad C_{TOT} = 16 C_{2B} \]

where:

- \( I_L \) = average load current
- \( \Delta V \) = peak-to-peak output ripple voltage
- \( f \) = switching frequency of the chopper

Table 1 summarizes the results of the comparison of the four configurations. The table shows that the Type B circuits require a lower total capacitance, but the Type A circuits require a lower total energy storage. As the weight of the capacitors is approximately proportional to the energy \((1/2 CV^2)\), it appears that the Type A circuit would result in the lower capacitor weight. This presumes, however, that full use is made of the voltage rating of the capacitor. This is not the case when PVF2 film capacitors are used. The thinnest PVF2 film presently available has a thickness of 6 µm and this thickness has a rating of approximately 500 Vdc. Hence, for PVF2 film the Type B circuit makes more efficient use of the voltage rating of the capacitor and will result in the smaller overall capacitor weight. For other film materials, such as polysulfone and polycarbonate, which are available in thinner gauges, the Type A circuit will offer a slight weight advantage.

The two-phase circuit requires four power transistors as compared to two for the single-phase circuit. The two-phase circuit, however, offers some significant advantages. First, the total capacitance and energy storage required are reduced to approximately 40 percent of the capacitance and energy storage required for the single-phase circuit, assuming equal output ripple voltage for each type. Also, as derived in Appendix B, the rectifier forward losses in the two-phase system are one-half of those in the single-phase system. Other advantages of the two-phase system are lower peak currents in the transistors and lower rms currents in the capacitors. As the two-phase system results in less capacitance and improved efficiency, it was decided to build the converter using the two-phase circuit. Furthermore, the initial decision was made to build the Type B circuit as the lowest voltage PVF2 capacitor film was rated at 500 volts and the higher voltage Type B circuit makes more efficient use of this rating.
## TABLE 1. COMPARISON OF CDVM CIRCUITS

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Single-Phase Type A</th>
<th>Single-Phase Type B</th>
<th>Two-Phase Type A</th>
<th>Two-Phase Type B</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>COMPONENT COUNT</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of Transistors</td>
<td>2</td>
<td>2</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>Number of Diodes</td>
<td>17</td>
<td>17</td>
<td>18</td>
<td>18</td>
</tr>
<tr>
<td>Number of Capacitors</td>
<td>17</td>
<td>17</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td><strong>COMPONENT REQUIREMENTS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Transistor Peak Current*</td>
<td>2</td>
<td>2</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Diode Peak Current*</td>
<td>2</td>
<td>2</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Transistor Voltage</td>
<td>$V_{in}$</td>
<td>$V_{in}$</td>
<td>$V_{in}$</td>
<td>$V_{in}$</td>
</tr>
<tr>
<td>Diode Reverse Voltage</td>
<td>$V_{in}$</td>
<td>$2V_{in}$</td>
<td>$V_{in}$</td>
<td>$2V_{in}$</td>
</tr>
<tr>
<td>Capacitor Voltage</td>
<td>$V_{in}$</td>
<td>$2V_{in}$</td>
<td>$V_{in}$</td>
<td>$2V_{in}$</td>
</tr>
<tr>
<td>Transistor &quot;On&quot; Losses*</td>
<td>1.00</td>
<td>1.00</td>
<td>1.00</td>
<td>1.00</td>
</tr>
<tr>
<td>Rectifier Forward Losses*</td>
<td>1.89</td>
<td>1.89</td>
<td>1.00</td>
<td>1.00</td>
</tr>
<tr>
<td>Total Capacitance (for 2 percent ripple)</td>
<td>23.9 μF</td>
<td>7.38 μF</td>
<td>10.0 μF</td>
<td>2.78 μF</td>
</tr>
<tr>
<td>Total energy (Joules)</td>
<td>0.218</td>
<td>0.269</td>
<td>0.0911</td>
<td>0.101</td>
</tr>
</tbody>
</table>

*Relative values only.
DRIVE CIRCUIT

Power transistors may be driven in two basic modes — saturated or unsaturated. Saturated drive results in low "on" losses at the maximum load current. However, as shown in Table 2, devices presently available typically have storage times ranging from 1 μs to 5 μs. As the transistor chopper is driven at 100 kHz, where the total "on" time is only 5 μs, it was deemed necessary to operate in the unsaturated mode to prevent "shoot-through" currents which occur when the two chopper transistors in one phase are "on" simultaneously. The unsaturated drive causes the storage time to be reduced by an order of magnitude, while the voltage across the resistor during the "on" period is increased only approximately 0.5 Vdc.

Two unsaturated drive schemes were attempted: a single transformer current drive circuit, and a two transformer voltage drive circuit. Problems with magnetic coupling in the drive transformer and unwanted interaction between the two phases during the switching interval eliminated the single transformer current drive scheme. The drive method utilized in the final design is the two transformer circuit shown in Figure 2. The drive transformer,

```
+15V

DRIVE TRANSFORMER OUTPUT (T1)

HOLD OFF TRANSFORMER OUTPUT (T2)

TYPICAL BRIDGE TRANSISTOR DRIVE CURRENT

Figure 2. Voltage drive - unsaturated transistor operation.
```
TABLE 2. EVALUATION OF POWER TRANSISTORS

<table>
<thead>
<tr>
<th>Part No.</th>
<th>Manufacturer</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>XGSQ5030</td>
<td>General Semiconductor Industries, Inc.</td>
<td>Excellent rise and fall times (150 ns), low storage time (1.2 μs in the circuit). Does not fully saturate for approximately 3 to 5 μs.</td>
</tr>
<tr>
<td>2N6579</td>
<td>TRW Semiconductors</td>
<td>Excellent rise and fall times (200 ns), fair storage time (2.2 μs in the circuit). Does not fully saturate for approximately 2 to 4 μs.</td>
</tr>
<tr>
<td>SDT 12303</td>
<td>Solitron</td>
<td>Similar to TRW 2N6579.</td>
</tr>
<tr>
<td>2N6542</td>
<td>Motorola</td>
<td>Results in somewhat lower efficiency than XGSQ5030 transistors. Spec ratings approximately the same as XGSQ5030.</td>
</tr>
<tr>
<td>2N6547</td>
<td>Motorola</td>
<td>Specifications are similar to 2N6542, except higher current rating. Have to be operated in the unsaturated mode as storage time results in excessive overlap in transistors.</td>
</tr>
<tr>
<td>MJ7160</td>
<td>Motorola</td>
<td>Similar to TRW 2N6579.</td>
</tr>
</tbody>
</table>

T₁, provides drive current during the "on" time. Transformer T₂ removes stored charge from the base of the transistors during the transition interval to guarantee that there will be no overlap in the "on" times of the upper and lower transistors.

The rectifiers, CR₁ and CR₂, clamp the base drive so that if the transistor tries to saturate, the base drive is shunted through CR₂. This guarantees that the stored charge in the base junction will be minimized at the end of the half cycle when collector currents normally approach zero.

REGULATION TECHNIQUES

Three regulation techniques were compared as shown in Figure 3: a Buck Regulator, a Boost Add Regulator and a Modified Boost Add Regulator.
Figure 3. Regulation techniques.
Table 3 presents the regulator tradeoff summary. The Buck Regulator was the least desirable choice as it reduced the input voltage to the CDVM which would lower the overall efficiency of CDVM converter. The Modified Boost Add Regulator is the lightest system because of its high operating frequency. Efficiency of both Boost Add circuits were equivalent. Although the transformer-rectifier in the Modified Boost Add Circuit tends to decrease efficiency, the switching losses are higher in the Boost Add converter because of the slower high voltage switch and higher voltage across the switch. The Modified Boost Add circuit was chosen because it is the lightest and can provide a moderately regulated AC voltage which can be rectified and used to efficiently generate the 15 Vdc bias supply by adding a small secondary winding to the transformer.
<table>
<thead>
<tr>
<th>Technique</th>
<th>Advantage</th>
<th>Disadvantage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Buck Regulator</td>
<td>1. Efficient due to high duty ratio (0.8 to 0.9).</td>
<td>1. Increases number of CDVM stages, therefore efficiency is reduced.</td>
</tr>
<tr>
<td></td>
<td>2. Generates noise on bus which must be filtered.</td>
<td>2. Generates noise on bus which must be filtered.</td>
</tr>
<tr>
<td></td>
<td>3. Switching losses tend to be high due to high bus voltage.</td>
<td>3. Switching losses tend to be high due to high bus voltage.</td>
</tr>
<tr>
<td>Boost Add Regulator</td>
<td>1. Low transistor &quot;on&quot; time results in good efficiency.</td>
<td>1. Switching losses tend to be high due to operation from bus voltage.</td>
</tr>
<tr>
<td></td>
<td>2. Operates CDVM at higher voltage which results in higher CDVM efficiency.</td>
<td></td>
</tr>
<tr>
<td>Modified Boost Add</td>
<td>1. Runs at high frequency (400 kHz) which results in small inductor and</td>
<td>1. Efficiency of transformers and extra diode drop on secondary tend to reduce</td>
</tr>
<tr>
<td>Regulator</td>
<td>capacitor.</td>
<td>regulator efficiency.</td>
</tr>
<tr>
<td></td>
<td>2. Provides regulated secondary voltage which can be used to efficiently</td>
<td></td>
</tr>
<tr>
<td></td>
<td>generate 15 Vdc bias supply.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>3. Requires a low voltage switch which can switch faster than high voltage</td>
<td></td>
</tr>
<tr>
<td></td>
<td>transistors.</td>
<td></td>
</tr>
</tbody>
</table>
3.0 FINAL CIRCUIT DESIGN

The major components of the 100W regulated power supply are shown in Figure 4. The two-phase transistor chopper is driven at 100 kHz by a two transformer voltage drive system. Diode clamps prevent the transistors from saturating. The capacitor-diode circuit is driven by the chopper through a small inductor which limits the peak currents in the transistors during the interval in which the capacitors are being charged. The output inductor, L2, limits the currents in the CDVM transistors, capacitors and diodes when a short occurs in the load. The 400 kHz control signal is pulse-width modulated by the control amplifier U1 and the comparator U2 and supplied to the regulator circuit. The 100 kHz output voltage from transformer T3 is rectified into a negative voltage which is switched in series with inductor L1 by the power FET Q1. Inductor L1 and capacitor C1 filter the pulsewidth modulated signal to a controlled negative d.c. voltage which increases the voltage on the CDVM capacitors.

CAPACITOR-DIODE CIRCUIT

The capacitor-diode circuit is a two-phase Type B circuit. Each capacitor is a 0.2 μF, 500 Vdc unit, operating with approximately 270 Vdc across the capacitor. The capacitor charging paths for each half cycle are shown in Figure 5. When the A input is high, C1 must supply the load current (I). In a half cycle C2 must supply twice the load current because it must supply the current which flows through C1 plus the current flowing through CR3. The average current in C3 is three times the load current and the average current in C4 is four times the load current. Similarly, the currents in C5, C6, C7 and C8 are 1, 2I, 3I and 4I respectively. In a steady state
SECONDARIES OF T1
TRANSFORMER T1 IS DRIVEN AT 100 KHz

SECONDARIES OF T2
TRANSFORMER T2 DRIVEN SO THAT THERE IS
NO OVERLAP DUE TO TRANSISTOR STORAGE TIME

Figure 4. Driver and regulator circuit.
condition, when \( A \) goes to zero and \( B \) goes high, the average current in each capacitor must be of the same magnitude but in the opposite direction from the previous half cycle. Due to the voltages on the capacitors at the beginning of each half cycle and the effect of the inductors at the input of the CDVM, the rectifiers will conduct sequentially, starting with \( CR1 \) and ending with \( CR9 \). If these rectifiers had no forward voltage drop there would be no overlap in the rectifier currents. However, as the rectifiers have a finite forward impedance, some overlap will occur. The rectifier currents are summed in the capacitors; hence, one would suspect to see a series of current pulses in each capacitor, equal to the number of diode commutation paths in series with that particular capacitor. This characteristic is reflected in Figure 6 which shows the currents in the CDVM capacitors.
INPUT INDUCTORS

The efficiency of the CDVM circuit is improved when an input inductor is connected in series with each phase. This can be explained by comparing the losses in a capacitor charged through a series resistor and a diode with those in a capacitor charged through a diode, resistor and inductor.

Figure 6. Currents in the multiplier capacitors.
In Figure 7a, a capacitor is charged through a resistor. The total energy dissipated in the resistor is found by integrating the current squared times the resistance with respect to time. An ideal diode is assumed (i.e., $V_f = 0$, $R_{reverse} = \infty$). Then:

$$i(t) = \frac{V_0}{R} e^{-t/\tau} \quad \text{where} \quad \tau = R \left( \frac{C_1}{C_1 + C_2} \right)$$

$$W_{R,C} = \int_0^\infty \left( \frac{V_0}{R} e^{-t/\tau} \right)^2 dt$$

$$W_{R,C} = \frac{V_0^2}{R} \int_0^\infty e^{-2t/\tau} dt = \frac{V_0^2}{R} \left[ -\frac{T}{2} e^{-2t/\tau} \right]_0^\infty = \frac{V_0^2}{R} \frac{T}{2}$$

Hence,

$$W_{R,C} = \frac{1}{2} \left( \frac{C_1}{C_1 + C_2} \right) V_o^2$$

When an inductor is added in series with the capacitor and the resistor, as in Figure 7b, the situation is radically changed. If the system is highly underdamped, as is normally the case in a CDVM, the current with respect to time is

$$i(t) = \frac{V_0}{L} e^{-at} \sin(\omega t) \quad 0 \leq t \leq \pi/\omega$$

$$i(t) = 0 \quad \pi/\omega \leq t \leq \infty$$

where

$$\omega = \sqrt{\frac{1}{L \left( \frac{C_1}{C_1 + C_2} \right)} - \frac{R^2}{4L^2}}$$

ORIGINAL PAGE IS OF POOR QUALITY
Figure 7. Capacitor charging circuit.

As the system is underdamped, that is

\[
\frac{1}{L \left( \frac{C_1}{C_1+C_2} \right)} \gg \frac{R^2}{4L^2},
\]

\[
\omega = \sqrt{\frac{1}{L \left( \frac{C_1}{C_1+C_2} \right)}} \quad \text{and}
\]

\[
i(t) = \frac{V_0}{\omega L} \sin(\omega t) \quad \text{for} \quad 0 \leq t \leq \pi/\omega
\]

Integrating \( i(t)^2 R \) results in:

\[
W_{R, L, C} = \int_0^{\pi/\omega} \left[ \frac{V_0}{\omega L} \sin(\omega t) \right]^2 R \ dt
\]

\[
= \frac{V_0^2 R}{\omega^2 L^2} \int_0^{\pi/\omega} \sin^2(\omega t) \ dt
\]

\[
= \frac{V_0^2 R}{\omega^2 L^2} \left[ \frac{1}{\omega} \frac{\pi}{2} \right]
\]
Hence,

\[
W_{R, L, C} \approx \frac{1}{2} \left( \frac{C_1 C_2}{C_1 + C_2} \right) V_0^2 \left[ \pi R \sqrt{\frac{C_1 C_2}{C_1 + C_2} \frac{1}{L}} \right]
\]

In the first case the losses were independent of the value of the resistance, but when an inductor is added, the losses become a function of the inductance, capacitance, and resistance. Comparing the two cases we find that

\[
W_{R, L, C} \approx W_{R, C} \left( \pi R \sqrt{\frac{C_1 C_2}{C_1 + C_2} \frac{1}{L}} \right)
\]

For a typical multiplier where

\[
R = 0.03 \, \Omega
\]

\[
L = 10 \times 10^{-6} \, \text{Henries}
\]

\[
C_1 = C_2 = 2 \times 10^{-6} \, \text{Farads}
\]

the losses are

\[
W_{R, L, C} = W_{R, C} \left( 0.0298 \right)
\]

Thus, adding the inductance to the circuit caused the losses to be reduced by a factor of approximately 34, which is a dramatic reduction of the capacitor charging losses.

The value of the inductor is chosen so that the equivalent input capacitance of the CDVM, and the inductance will resonate at the switching frequency. This will result in quasi-sinewave currents where the current is approximately zero during the switching interval. Therefore, the switching losses in the transistors are nearly eliminated, except those due to the currents required to charge the transistor junction capacitances, the rectifier reverse capacitances and any stray capacitance in the circuit.
SWITCHING TRANSISTORS

The currents in the switching transistors are equal to the sum of the currents in capacitors C4 and C8 and diode CR9. Due to the inductor, which is in series with the transistor, the current is a fairly smooth waveform. As C4 carries \(4I_L\), C8 carries \(4I_L\) and CR9 carries \(I_L\), the average current in the upper transistor during a given half cycle will be nine times the load current. If the current is assumed to be sinusoidal over the full half cycle, the peak current in this transistor is \(\pi/2\) times the average current. However, in the actual circuit the current flows for less than a half cycle and thus the peak current will be

\[
I_{peak} = 9 \frac{I}{2} \frac{T}{t}
\]

where \(T/t\) is the ratio of the period of a half cycle to the conduction period of the transistor.

The conduction period may be adjusted by varying the value of inductance in series with the multiplier. In this particular design the current was restricted to approximately 3/4 of the period. As a result the peak current in the transistor was \(9 \times 0.083 \times \pi/2 \times 4/3 = 1.56\) A.

DRIVE CIRCUIT

Once the peak collector currents for the switching transistors are known, the drive circuit can be designed. To guarantee that the transistor will have adequate base drive it was decided to provide 160 mA of drive current. This would require the switching transistors to have a minimum current gain \(h_{FE}\) of 10.

The drive circuit is shown in Figure 8. The logic is synchronously clocked to preclude false turn-on of the VMP22 drive transistors which would result from a race condition in the CMOS circuitry. The drive circuit is clocked by an astable multivibrator running at 800 kHz. The 800 kHz signal is fed through a series of flip-flops that provide the required sequence of drive pulses. The outputs of the various flip-flops is shown in Figure 9.
Figure 8. Drive circuit.

Figure 9. Drive circuit logic waveforms.
The first JK flip-flop (A) divides the frequency to 400 kHz. This 400 kHz signal is used to generate a ramp in the control circuit. The next JK flip-flop (B) divides the signal to a 200 kHz square wave. The third flip-flop (C) provides the basic drive signal of 100 kHz. The last flip-flop (D) is used to drive transformer T2 which is used to remove the stored charge from the "on" transistors in the chopper. An overcurrent signal (E) from the short-circuit sense circuit immediately disables the drive circuit when an overcurrent condition is present at the output of the CDVM.

**SHORT-CIRCUIT PROTECTION**

The overcurrent sensing circuit is shown in Figure 10. The load current is returned to ground through a 2 Ω sense resistor. When a load fault occurs, transistor Q1 turns on and discharges the voltage on capacitor C2. When the voltage on C2 falls below the reference voltage (VR1), the output of the control amplifier U1 goes low and this disables the drive circuit. When the load current decays below the trip point, Q1 turns off and C2 begins to recharge. When the voltage on C2 becomes greater than the reference voltage, the drive circuit is allowed to function until the output current again exceeds the trip point. If the circuit is operating into a continuously shorted load, the short-circuit protection will recycle the unit once every millisecond until the short is removed.

The output inductor, L2 (Figure 4), protects the rectifiers, capacitors and transistors from damage due to large peak currents during the fault and the subsequent recycling. With each capacitor (C) in the CDVM fully charged the total energy stored in the multiplier is

\[ W = \frac{1}{2} C_{TOT} V^2 = \frac{1}{2} \times 16 \times C \times V_{in}^2 \]

\[ = \frac{1}{2} \times 16 \times 0.2 \, \mu F \times 270^2 \]

\[ = 0.117 \, J \]
Figure 10. Short-circuit sense circuit.

If that total energy must be stored in the inductor during the fault, the peak current may be found from the energy equation,

\[ W = \frac{1}{2} L I^2 \]

\[ I_p = \sqrt{\frac{2W}{L}} \]

\[ = \sqrt{\frac{2 \times 0.117}{L}} \]
During a fault condition the 1 mH output inductor tends to partially saturate causing its inductance to drop to approximately 300 μH. Then

\[ I_p = \sqrt{\frac{2 \times 0.117}{300 \times 10^{-6}}} = 27.9 \text{ Apk} \]

This current is shared by two rectifiers, so that each one carries a maximum of 14 Apk. As the rectifiers are capable of handling current impulses of 25 Apk at low duty cycles, the rectifiers will be operating in a safe area during a load fault.

During a fault or recycle condition, the transistors are stressed highest during the restart period. During the first "on" cycle, the transistor will see a peak current determined primarily by the current gain \( h_{FE} \) of the transistor and the base drive current. With 160 mA of base drive, the maximum current which the transistors are able to supply is \( h_{FE(max)} I_b \).

Assuming an \( h_{FE} \) of 35, the maximum collector current would be approximately 5.6A. The worst case condition (in terms of safe area operating conditions) would occur when one of the two conducting transistors has a very high \( h_{FE} (\approx 100) \) and the other has a low \( h_{FE} (\approx 30) \). The low \( h_{FE} \) device would have to support the line voltage and carry the full current. Using the 200 μs active-region safe operating area curve for a MJ7160 power transistor, the transistor would be able to support 8A and 150 Vdc. As the transistor actually operates in a region where the peak current is less than 6A and the voltage across the transistor is less than 130 Vdc during the first pulse, less than 6A and 90 Vdc during the second pulse and less than 6A and 43 vdc during the third pulse, the transistor will not be overstressed during a restart.

BIAS SUPPLY

To complete the converter, a 15 Vdc bias supply is required to provide power to the CMOS logic, drive circuitry, and control circuitry. Figure 11 shows the bias supply designed for the 100W CDVM converter. During startup, all power is supplied directly from the line through the Darlington transistor.
pair Q1 and Q2. Once the converter is operating, the 15 Vdc bias voltage is supplied primarily from the rectified a.c. voltage from the secondary of T3. Only the drive current for Q3 is supplied directly from the 130 vdc bus.

The efficiency of the 15 Vdc supply is approximately 64 to 69 percent. As the supply delivers approximately 1.6W to the drive and logic circuits, the total input power varies between approximately 2.4 and 2.6W.

CONTROL LOOP

The control loop was designed using the model shown in Figure 12. Before the control amplifier circuit could be designed, it was first necessary to characterize the frequency response of the CDVM circuit. Measurements were taken which resulted in the frequency response plot shown in Figure 13. It is interesting to note that the multiplier behaved as a single pole followed by a high frequency zero. The single pole is the result of the energy transfer characteristic of the CDVM, while the high frequency zero is the result of
Figure 12. Control loop model.

Figure 13. Capacitor multiplier transfer function.

direct a.c. coupling to the load through the CDVM capacitors. The control amplifier (Figure 14) was designed to be an integrator at low frequency and have a fixed gain at high frequency.

The straight line Bode approximation of the loop gain is shown in Figure 15. The gain crosses the zero dB line at approximately 7 kHz with a
Figure 14. Equivalent circuit of the control amplifier.

$$G_c(s) = \frac{R_2 + \frac{1}{sC}}{R_1} = \frac{R_2sC + 1}{R_1sC}$$

Figure 15. Open loop frequency response (Bode straight line approximation).

Phase margin of approximately 45 degrees. This large phase margin is reflected in the final transient response data which shows no appreciable overshoot in the response to step changes in the load.
Line compensation is used in the design to improve the response time to transients on the input bus. Figure 16 shows the line compensation technique. A change in the input bus voltage causes the d.c. level of the ramp to shift rapidly to correct the line transient.

LOSS SUMMARY

The various losses in the CDVM converter are identified in Table 4. The calculations for these losses are shown in Appendix C. In general, the losses are evenly distributed throughout the converter. The most significant losses are in the boost circuit and in the switching transistors.

The predicted efficiency for the 100 W CDVM converter is 91.9 percent with an input voltage of 120 Vdc.

The actual efficiency, as measured on the engineering breadboard with 2N6579 transistors in the chopper circuit, is shown in Figure 17.

Figure 16. Line compensation technique.
### TABLE 4. PREDICTED CDVM CONVERTER LOSSES

<table>
<thead>
<tr>
<th>Description</th>
<th>Watts</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. Transistor &quot;On&quot; Losses</td>
<td>1.83</td>
</tr>
<tr>
<td>2. Transistor Switching Losses</td>
<td>1.03</td>
</tr>
<tr>
<td>3. Drive and Control Power</td>
<td>1.60</td>
</tr>
<tr>
<td>4. Diode Forward Losses</td>
<td>0.83</td>
</tr>
<tr>
<td>5. Capacitor ESR Losses</td>
<td>0.09</td>
</tr>
<tr>
<td>6. Boost Circuit Losses</td>
<td>2.53</td>
</tr>
<tr>
<td>7. 15 vdc Bias Supply Losses</td>
<td>0.94</td>
</tr>
<tr>
<td><strong>TOTAL</strong></td>
<td><strong>8.85</strong></td>
</tr>
</tbody>
</table>

**Efficiency** = \( \frac{100}{100 + 8.85} \) = 91.9%

Figure 17. Efficiency of CDVM power supply.
COMPONENT WEIGHT

A summary of the weights of the electronic components of the power supply is shown in Table 5. The table shows the weight of the major components as well as the distribution of the weights between the various parts of the circuit.

The weight for the multiplier as shown in Table 5 represents the weight of the uncased capacitors, diodes and a 0.07 μF output capacitor which consists of three of the 0.22 μF capacitors connected in series. These components were assembled together in a single case as shown in Figure 18. The packaged weight of this assembly was 109.9 grams. The weight breakdown for this module is shown in Table 6.

TABLE 5. WEIGHT SUMMARY

<table>
<thead>
<tr>
<th>A. Power Circuitry</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Bridge Transistors</td>
<td>25.60</td>
</tr>
<tr>
<td>Multiplier (Capacitors and Diodes)</td>
<td>37.30</td>
</tr>
<tr>
<td>Drive Circuit</td>
<td>18.55</td>
</tr>
<tr>
<td>Inductors</td>
<td>20.30</td>
</tr>
<tr>
<td>Drive Transformers</td>
<td>11.80</td>
</tr>
<tr>
<td>TOTAL 113.55 grams</td>
<td></td>
</tr>
</tbody>
</table>

| B. Regulation Circuitry                   |          |
| Control Amplifier                        | 11.37    |
| Boost Circuitry                          | 27.16    |
| TOTAL 38.53 grams                        |          |

| C. Short Circuit Protection               |          |
| Inductor                                 | 25.50    |
| Comparator                               | 4.66     |
| TOTAL 30.16 grams                        |          |

| D. Bias Supply                            |          |
|                                          |          |
| TOTAL 14.38 grams                        |          |

Power Supply Total 196.62 grams
Figure 18. Capacitor-diode module.

TABLE 6. WEIGHT OF CASED MULTIPLIER

<table>
<thead>
<tr>
<th>Component</th>
<th>Weight</th>
</tr>
</thead>
<tbody>
<tr>
<td>Capacitors (19 ea.)</td>
<td>28.5 grams</td>
</tr>
<tr>
<td>Diodes (22 ea.)</td>
<td>8.8</td>
</tr>
<tr>
<td>Circuit Boards (2 ea.)</td>
<td>5.0</td>
</tr>
<tr>
<td>Case</td>
<td>25.2</td>
</tr>
<tr>
<td>Terminals (5 ea.)</td>
<td>3.4</td>
</tr>
<tr>
<td>Solder</td>
<td>15.0</td>
</tr>
<tr>
<td>Impregnant</td>
<td>25.0</td>
</tr>
<tr>
<td><strong>Total</strong></td>
<td><strong>110.9 grams</strong></td>
</tr>
</tbody>
</table>

RELIABILITY

The objective of this part of the study was to provide a comparison of the predicted reliabilities of the CDVM converter designed under this program and a conventional transformer/rectifier power supply of equivalent characteristics. The transformer/rectifier circuit used for the comparison was that of an 8 cm ion engine power supply, designed by Hughes Aircraft Company for the NASA Lewis Research Center, modified to delete those portions of the circuit not present in the CDVM supply.
As the objective was to compare the two circuits rather than to compute an absolute number for the MTBF, a consistent analysis was used for both power supplies. The analysis consisted of a Generic Part Count Prediction Method. This method of reliability prediction starts by counting the number of parts in each generic type class (such as capacitors, resistors, etc.) for the system under consideration. Each number is then multiplied by a failure rate typical of the class and environment. The rates are based on operating conditions assumed to be a stress ratio not exceeding 40 percent of the maximum part rating and a temperature typical of a system designed for the particular environment. The failure rates used were those indicated in the Hughes Reliability Handbook R-67-4. An additional multiplying factor was incorporated into the calculations to compensate for the various quality assurance levels to which part types would be procured.

The general model used in obtaining the system failure rate was:

\[
\lambda_S = \sum (\lambda_{GP} N_G \pi_Q)
\]

where

- \(\lambda_S\) = System failure rate
- \(\lambda_{GP}\) = Generic part type failure rate (space environment)
- \(N_G\) = Number of parts of the generic type
- \(\pi_Q\) = Quality level of parts used (high reliability)

The final results, indicated in Table 7, show that there is a 25 percent difference in the failure rate of the two systems. However, the overall difference in the failure rate is extremely small (0.47 failures per million hours).

The increase in the failure rate is due to the large number of capacitors and diodes used in the multiplier circuit, and the use of four parallel connected transistors in the regulator circuit. Since failure rates were based on generic parts counts, and not on the actual failure rates for the particular
TABLE 7. RELIABILITY PREDICTION

Capacitor-Diode Voltage Multiplier Circuit

<table>
<thead>
<tr>
<th></th>
<th>Qty</th>
<th>Failure Rate (F/10^6 hrs each)</th>
<th>F</th>
<th>Failures/10^6 hours</th>
</tr>
</thead>
<tbody>
<tr>
<td>Resistors</td>
<td>41</td>
<td>0.008</td>
<td>0.35</td>
<td>0.115</td>
</tr>
<tr>
<td>Diodes</td>
<td>70</td>
<td>0.015</td>
<td>0.40</td>
<td>0.420</td>
</tr>
<tr>
<td>Capacitor</td>
<td>34</td>
<td>0.020</td>
<td>0.35</td>
<td>0.240</td>
</tr>
<tr>
<td>IC</td>
<td>6</td>
<td>0.260</td>
<td>0.30</td>
<td>0.470</td>
</tr>
<tr>
<td>Transistor</td>
<td>20</td>
<td>0.060</td>
<td>0.40</td>
<td>0.480</td>
</tr>
<tr>
<td>Transformer</td>
<td>3</td>
<td>0.080</td>
<td>0.50</td>
<td>0.120</td>
</tr>
<tr>
<td>Choke</td>
<td>3</td>
<td>0.080</td>
<td>0.50</td>
<td>0.120</td>
</tr>
<tr>
<td><strong>Total</strong></td>
<td>177</td>
<td></td>
<td></td>
<td><strong>1.97</strong></td>
</tr>
</tbody>
</table>

MTBF = 507614 hours

Transformer-Rectifier Circuit

<table>
<thead>
<tr>
<th></th>
<th>Qty</th>
<th>Failure Rate (F/10^6 hrs each)</th>
<th>F</th>
<th>Failures/10^6 hours</th>
</tr>
</thead>
<tbody>
<tr>
<td>Resistors</td>
<td>40</td>
<td>0.008</td>
<td>0.35</td>
<td>0.112</td>
</tr>
<tr>
<td>Diodes</td>
<td>51</td>
<td>0.015</td>
<td>0.40</td>
<td>0.306</td>
</tr>
<tr>
<td>Capacitor</td>
<td>20</td>
<td>0.020</td>
<td>0.35</td>
<td>0.140</td>
</tr>
<tr>
<td>IC</td>
<td>5</td>
<td>0.260</td>
<td>0.30</td>
<td>0.390</td>
</tr>
<tr>
<td>Transistor</td>
<td>13</td>
<td>0.060</td>
<td>0.40</td>
<td>0.312</td>
</tr>
<tr>
<td>Transformers</td>
<td>4</td>
<td>0.080</td>
<td>0.50</td>
<td>0.160</td>
</tr>
<tr>
<td>Choke</td>
<td>2</td>
<td>0.080</td>
<td>0.50</td>
<td>0.080</td>
</tr>
<tr>
<td><strong>Total</strong></td>
<td>135</td>
<td></td>
<td></td>
<td><strong>1.5</strong></td>
</tr>
</tbody>
</table>

MTBF = 666666 hours

capacitors and transistors used, the difference in predicted failure rates may deviate considerably from that of Table 7. However, the actual failure rates of these devices are unknown at the present time.

BREADBOARD CONSTRUCTION

Two identical breadboards were constructed. The layout of the breadboard assemblies is shown in the photograph of Figure 19. The short-circuit
protection circuitry is encased in a metal container to provide the required shielding. The CDVM module contains the multiplier capacitors, diodes and output filter capacitors.
4. CAPACITOR SELECTION

As shown in the previous section the overall reliability of the CDVM converter is greatly dependent on the reliability of the capacitors. Also, the weight of the capacitor-diode module represents a considerable portion of the total component weight. As part of the capacitor selection four types of capacitors were considered: tantalum, ceramic, foil wound and metallized film.

Tantalum capacitors were considered to be unsuitable for this circuit because of the high AC currents present. Ceramic capacitors, although having a small physical size, operate at energy densities of 0.005 to 0.01 Joules/gram which is approximately one tenth the energy density reported for metallized film capacitors. For the same insulation stresses, foil wound capacitors will have a lower energy density than metallized film capacitors because of the additional weight of the aluminum foil.

FILM SELECTION

For the metallized film capacitors two insulation systems were considered — polyvinylidene fluoride (PVF2) and polysulfone. Reference 5 gives the maximum energy density for uncased capacitors as 0.188 Joules/gram for PVF2 and 0.2 Joules/gram for polysulfone capacitors rated 2 μF at 500 Vdc.

The thinnest film available in PVF2 is 6 μm thick. Capacitors wound from this film would be rated at 600 Vdc; with 270 Vdc applied to the capacitor, this would represent a derating to 33 percent of rated value. The same thickness of film (6 μm) should be used to fabricate the polysulfone capacitors to
provide adequate derating. However, because the dielectric constant of the polysulfone film is lower than that of the PVF2 film, the resulting polysulfone capacitor is larger than the PVF2 capacitor.

The voltage multiplier capacitors see considerable a.c. currents at the operating frequency of 100 kHz, particularly in the first stages of the multiplier. To assure reliable operation of the capacitors and maintain high efficiency of the CDVM, the losses in the capacitors must be held to a minimum, which means that a low dissipation factor at 100 kHz is required. Figure 20 shows the dissipation factors of the two films considered. The dissipation factor of the polysulfone film is 0.3 percent at 100 kHz while that of the PVF2 film is 10 percent.

Although the use of PVF2 capacitors would result in a lower weight (0.7 grams per capacitor versus 1.5 grams per capacitor for polysulfone), it was felt that the requirements for low loss at 100 kHz dictated the use of polysulfone capacitors for this application.

FINAL DESIGN

For the final design capacitors made of 6 μm metallized polysulfone were used. The capacitors were wound using controlled-winding tension. For the terminations used a special flame-spray process was used to obtain a low termination resistance. The capacitors were assembled into a common case

![Figure 20. Dissipation factors of PVF2 and polysulfone films.](image)
with the diodes and output filter capacitor. The assembly is shown in Figure 18. The cased assembly was impregnated with a silicone fluid, which provides insulation as well as conductive cooling.
5. TEST RESULTS

Extensive testing was performed on the engineering breadboard as well as on the two deliverable breadboards to characterize the CDVM converter operation. Test data was taken in five principle areas to demonstrate conformance with the design requirements:

1. Efficiency
2. Output Regulation
3. Output Ripple Voltage
4. Transient Response
5. Short-Circuit Recovery

The efficiency goals for the CDVM supply were 90 percent at full load and 80 percent for one fifth of full load. Table 8 summarizes efficiency test data for the engineering breadboard and the two deliverable breadboards.

At full load, the efficiency varied between 90.3 and 92.0 percent for the three units tested. The highest efficiency was recorded on the original engineering breadboard. A design change in the 15 Vdc supply explains the difference (0.2W) between the engineering breadboard and SN 2. A 510Ω resistor was added (see Figure 11) which keeps at least 2.3 mA flowing in Q1 at all times. This results in an additional 0.3W loss in the 15 Vdc bias supply. However, it was necessary to add the resistor to handle collector to base leakage current in Q2. The lower efficiency in SN 3 is most likely due to higher switching losses since there was an additional 1W loss for all load conditions. Most other losses such as transistor "on" losses or rectifier forward losses are a function of the load current. The efficiency varied between 76.3 and 81.6 percent at the 20W level. The fixed losses such as drive power and switching losses dominated the losses for the 20W...
load condition. This 15 Vdc bias supply power represented by far the most significant loss (=12.2 percent). Another significant loss was the switching loss which accounts for approximately 5 percent at the 20W load condition.

The output voltage was required to be regulated to within 1 percent of 1200 Vdc for all line and load conditions. Since the control circuit used an integrator type design at low frequencies, the 1 percent regulation was easy to meet. Table 9 summarizes the worst case output voltage change over all load and line conditions. The 0.126 percent regulation meets the requirement.

The output ripple voltage is shown in Figure 21 for a 20W load and a 100W load. The output ripple voltage is less than 10 Vpp including switching noise from the 100 kHz chopper. In the engineering breadboard the output filter was a pi filter where both capacitors were 0.02 μF ceramic capacitors. In the final module, it was desired to put the filter capacitor inside of capacitor-diode module and to use three of the 0.2 μF capacitors in series to get a 0.067 μF capacitor. This capacitor is connected across the output of the capacitor diode module and provides adequate filtering without using the filtering characteristics of the short circuit inductor.

**TABLE 8. CDVM CONVERTER EFFICIENCY (PERCENT)**

<table>
<thead>
<tr>
<th></th>
<th>( P_{\text{OUT}} = 100\text{W} )</th>
<th>( P_{\text{OUT}} = 50\text{W} )</th>
<th>( P_{\text{OUT}} = 20\text{W} )</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>( V_{\text{IN}} = 110 \text{Vdc} )</td>
<td>( V_{\text{IN}} = 120 \text{Vdc} )</td>
<td>( V_{\text{IN}} = 130 \text{Vdc} )</td>
</tr>
<tr>
<td>Engineering Breadboard</td>
<td>91.0</td>
<td>91.5</td>
<td>92.0</td>
</tr>
<tr>
<td>SN 2</td>
<td>90.8</td>
<td>91.3</td>
<td>91.5</td>
</tr>
<tr>
<td>SN 3</td>
<td>90.3</td>
<td>90.9</td>
<td>91.0</td>
</tr>
</tbody>
</table>

**TABLE 9. OUTPUT VOLTAGE REGULATION**

<table>
<thead>
<tr>
<th></th>
<th>( V_{\text{max}} )</th>
<th>( V_{\text{min}} )</th>
<th>( \Delta V )</th>
<th>Percent Regulation</th>
</tr>
</thead>
<tbody>
<tr>
<td>SN 2</td>
<td>1192.4 Vdc</td>
<td>1190.9 Vdc</td>
<td>1.5</td>
<td>0.126</td>
</tr>
<tr>
<td>SN 3</td>
<td>1199.3 Vdc</td>
<td>1198.6 Vdc</td>
<td>0.7</td>
<td>0.053</td>
</tr>
</tbody>
</table>
After testing the unit with the final capacitor diode module, it was found that the response time to return to within 1 percent of the normal output voltage was slightly longer than 1 ms. It was observed that the 0.067 μF capacitance at the CDVM output was the cause. As a result, the gain of the control amplifier was readjusted. The results of the new transient load and line test are summarized in Figure 22. With the new compensation, the circuit recovers to within 1 percent of its steady state value within 0.5 ms for all conditions.

The larger capacitor on the capacitor-diode module output also affected the short-circuit recovery time. With the pi filter (two 0.02 μF capacitors), the output voltage ramped up from 10 to 90 percent of 1200 Vdc in approximately 0.9 ms. With the new capacitor in the circuit, it required 1.6 ms, which is still well within the 5 ms requirement. The short-circuit recovery response is shown in Figure 23.

To verify the operation of the CDVM converter at the temperature extremes, the output voltage and efficiency were measured at 0°C, 22°C and 50°C. The results of these tests are shown in Table 10. The short-circuit protection also operated satisfactorily at the temperature extremes.
Figure 22. Transient load and line tests. (sheet 1 of 2)
Figure 22. Transient load and line tests. (sheet 2 of 2)
OUTPUT VOLTAGE – 200V/DIV, 1 ms/DIV,
P_0 = 100W, Vin = 110 Vdc

Figure 23. Short circuit recovery response.

### TABLE 10. CDVM CONVERTER PERFORMANCE AT TEMPERATURE EXTREMES (S/N 2)

<table>
<thead>
<tr>
<th>Ambient Temperature (°C)</th>
<th>P_{OUT} = 100 Watts</th>
<th>P_{OUT} = 20 Watts</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Input Voltage (Vdc)</td>
<td>Output Voltage (Vdc)</td>
</tr>
<tr>
<td>22</td>
<td>110</td>
<td>1207.9</td>
</tr>
<tr>
<td>22</td>
<td>130</td>
<td>1200.3</td>
</tr>
<tr>
<td>0</td>
<td>110</td>
<td>1192.5</td>
</tr>
<tr>
<td>0</td>
<td>130</td>
<td>1209.7</td>
</tr>
<tr>
<td>50</td>
<td>110</td>
<td>1214.3</td>
</tr>
<tr>
<td>50</td>
<td>130</td>
<td>1218.9</td>
</tr>
</tbody>
</table>

A life test was performed to demonstrate the long term stability and reliability of the circuit. At the time of issuance of this report, the power supply had accumulated 3000 hours of operation with no noticeable change in operating characteristics.
Figure 24. Capacitor-diode voltage multiplier regulator.
6. CONCLUSIONS AND RECOMMENDATIONS

This work has demonstrated that it is feasible to construct a highly efficient, low weight CDVM power supply. It was shown that it is possible to build a fully regulated and short-circuit protected 1200V, 100W supply with a component weight of less than 200 grams. Although this weight is only approximately 60 percent of that of a conventional transformer-rectifier supply, it was shown that the calculated MTBFs for the two supplies are approximately equal.

The weight advantages were derived from unique circuit design, as well as the use of new, high energy density capacitors. Major advantages of the power supply techniques developed under this program are low weight, high efficiency at high operating frequency and the elimination of the usually bulky and expensive power-transformer. The major disadvantage is the lack of isolation that the power-transformer provides.

The program has also provided a clearer insight into the application of components to high frequency CDVM circuits, particularly with respect to the CDVM capacitors and switching transistors. It was found that the selection of the proper components for this application is critical, if a reliable system is to be achieved.

Finally, it should be noted that the weight analyses in this report are based exclusively on the weight of the components. The weight of the mechanical structures, such as the case, circuit boards, heatsinks, and wire, often represent a major portion of the total package weight. Therefore, lightweight packaging techniques must be used, if the advantage of the CDVM circuit is to be maintained.
7. ACKNOWLEDGEMENTS

Mr. Robert M. Martinelli of the Space and Communications Group performed most of the work on circuit design, assisted in the Laboratory by Larry J. Murdy. The CDVM module was designed by Watson H. Kilbourne. Mr. Robert S. Buritz was responsible for the fabrication of the capacitors, assisted by Mr. Edward G. Wong. Mr. Wong also fabricated the CDVM modules. Mr. William E. Michel and Mr. G.I. Cardwell provided valuable consultation on circuit design. Dr. Robert D. Parker consulted in the design of the capacitors.
8. REFERENCES


APPENDIX A. OUTPUT RIPPLE VOLTAGE DERIVATION

Assumptions:

1. All capacitors are the same value, \( C \)
2. \( I_L \) (Load Current) = 0.083A
3. \( f \) (Chopper frequency) = 100 kHz
4. \( \Delta V \) (output peak-peak ripple voltage) = 24V
5. \( V \) = total voltage on each capacitor

1. SINGLE PHASE, TYPE A

Over a given half cycle,

\[
\Delta V = \left[ \frac{I_L}{C} + \frac{3I_L}{C} + \frac{5I_L}{C} + \ldots + \frac{17I_L}{C} \right] \Delta t
\]

but \( \Delta t = \frac{1}{2f} \), so

\[
\Delta V = \left[ \frac{I_L}{C} + \frac{3I_L}{C} + \frac{5I_L}{C} + \ldots + \frac{17I_L}{C} \right] \frac{1}{2f}
\]

\[
\Delta V = 40.5 \frac{I_L}{C f}
\]

Solving for \( C \),

\[
C = 40.5 \frac{I_L}{\Delta V f}
\]

but \( C_{TOT} = 17C \), so
\[
C_{\text{TOT}} = 688.5 \frac{I_L}{\Delta V f} = \frac{688.5 \times 0.0833}{24 \times 100 \times 10^3} \approx 23.9 \, \mu F
\]

The total energy storage is
\[
W = \frac{1}{2} C_{\text{TOT}} V^2 = \frac{1}{2} (23.9 \, \mu F) (135)^2 = 0,218 \, \text{Joule}
\]

2. SINGLE PHASE, TYPE B

Over a given half cycle,
\[
\Delta V = \left[ \frac{I_L}{C} + \frac{3I_L}{C} + \frac{5I_L}{C} + \frac{7I_L}{C} + \frac{9I_L}{C} \right] \Delta t
\]

but \( \Delta t = \frac{1}{2f} \), so

\[
\Delta V = \frac{12.5 I_L}{C f} \Delta t
\]

Solving for \( C \),
\[
C = 12.5 \frac{I_L}{\Delta V f}
\]

but \( C_{\text{TOT}} = 17C \), so

\[
C_{\text{TOT}} = 212.5 \frac{I_L}{\Delta V f} = \frac{212.5 \times 0.0833}{24 \times 100 \times 10^3} = 7.38 \, \mu F
\]

The total energy storage is
\[
W = \frac{1}{2} C_{\text{TOT}} (2V)^2 = \frac{1}{2} (7.38 \times 10^{-6}) (270)^2 = 0.269 \, \text{Joule}
\]
3. TWO PHASE, TYPE A

Over a given half cycle,

\[ \Delta V = \left[ \frac{I_L}{C} + \frac{2I_L}{C} + \frac{3I_L}{C} + \ldots + \frac{8I_L}{C} \right] \Delta t \]

but \( \Delta t = \frac{1}{2f} \), so

\[ \Delta V = \left[ \frac{I_L}{C} + \frac{2I_L}{C} + \frac{3I_L}{C} + \ldots + \frac{8I_L}{C} \right] \frac{1}{2f} \]

\[ \Delta V = 18 \frac{I_L}{C} \]

Solving for \( C \),

\[ C = 18 \frac{I_L}{\Delta V f} \]

but \( C_{TOT} = 16C \), so

\[ C_{TOT} = 288 \frac{I_L}{\Delta V f} = \frac{288 \times 0.0833}{24 \times 100 \times 10^3} = 10.0 \ \mu F \]

The total energy storage is

\[ W = \frac{1}{2} C_{TOT} V^2 = \frac{1}{2} (10 \times 10^{-6}) (135)^2 = 0.0911 \ \text{Joule} \]

4. TWO PHASE, TYPE B

Over any given half cycle

\[ \Delta V = \left[ \frac{I_L}{C} + \frac{2I_L}{C} + \frac{3I_L}{C} + \frac{4I_L}{C} \right] \Delta t \]

original page is of poor quality
but $\Delta t = \frac{1}{2f}$ so

$$\Delta V = \left[ \frac{I_L}{C} + \frac{2I_L}{C} + \frac{3I_L}{C} + \frac{4I_L}{C} \right] \frac{1}{2f}$$

$$\Delta V = \frac{5I_L}{C f}.$$ 

Solving for $C$, 

$$C = \frac{5I_L}{\Delta V f}$$

but $C_{TOT} = 16 C$ so

$$C_{TOT} = \frac{80I_L}{\Delta V f} = \frac{80 \times 0.0833}{24 \times 100 \times 10^3} = 2.78 \mu F$$

The total energy storage is

$$W = \frac{1}{2} C_{TOT} (2V)^2 = \frac{1}{2} (2.78 \mu F) (270)^2 = 0.101 \text{ Joule}$$
APPENDIX B. RECTIFIER FORWARD LOSSES CALCULATION

1. SINGLE-PHASE CDVM

There is only one path to the output. Therefore, over a full cycle, the average rectifier current must be equal to the load current. If there are \(n\) rectifiers between the input and output of a CDVM, the total loss in the rectifiers is

\[ P_{1\Phi} = n I_L V_{fwd} \]

2. TWO-PHASE CDVM

Since there are two independent paths to the output, the average current in each rectifier over a full cycle will be \(I_L/2\). In this comparison, there will be \(n'\) rectifiers carrying \(1/2 I_L\). The total rectifier loss will be

\[ P_{2\Phi} = n' \left(\frac{1}{2} I_L\right) V_{fwd} \]

The ratio of rectifier losses in the \(1\Phi\) CDVM to the losses in the \(2\Phi\) CDVM is

\[ \frac{P_{1\Phi}}{P_{2\Phi}} = \frac{n I_L V_{fwd}}{n' \frac{1}{2} I_L V_{fwd}} \]

But \(n' = n + 1\) for both CDVMs to have the same output voltage. Therefore

\[ \frac{P_{1\Phi}}{P_{2\Phi}} = \frac{2n}{n + 1} \]

B-1
for \( n = 17 \) (\( V_o = 9 \times V_{in} \))

\[
\frac{P_{1\Phi}}{P_{2\Phi}} = \frac{2 \times 17}{17 + 1} = 1.89
\]
APPENDIX C. POWER DISSIPATION EQUATIONS

1. TRANSISTOR "ON" LOSSES

The average current in the transistors is

\[ I_{\text{ave}} = \frac{P_{\text{in}}}{V_{\text{in}}} = \frac{P_{\text{o}}}{\eta V_{\text{in}}} \]

The average power in the transistors is then \( P_{\text{ave}} = I_{\text{ave}} V_{\text{ce (on)}} \) but 2 transistors always carry current.

\[
P_{\text{fwd}} = \frac{2P_{\text{o}} V_{\text{ce (on)}}}{\eta V_{\text{in}}} \]

with \( P_{\text{o}} = 100 \text{W}, \eta = 0.91, V_{\text{ce (on)}} = 1 \text{V}, V_{\text{in}} = 120 \text{vdc} \)

\[
P_{\text{fw}} = 1.83 \text{W} \]

2. TRANSISTOR SWITCHING LOSSES

During the switching interval, capacitance must be charged by the device which is being turned "on". Four basic terms have been included

\[ C_{\text{junction}} = \text{Transistor junction capacitance} \approx 100 \text{ pF} \]

\[ C_{\text{chassis}} = \text{Capacitance between transistor collector and chassis} \approx 100 \text{ pF} \]

\[ C_{\text{rect}} = \text{Reverse junction capacitance of a single CDVM rectifier} \approx 14 \text{ pF} \]

\[ C_{\text{stray}} = \text{Stray capacitance to ground} \approx 30 \text{ pF} \]
The total losses due to these terms are

\[ P_s = \frac{1}{2} C_{\text{chassis}} V_{\text{in}}^2 f x 4 + \frac{1}{2} C_{\text{junction}} V_{\text{in}}^2 f x 4 \]

\[ + \frac{1}{2} x 9 C_{\text{rect}} V_{\text{in}}^2 f + \frac{1}{2} C_{\text{stray}} V_{\text{in}}^2 f x 4 \]

\[ P_{\text{sw}} = \frac{1}{2} V_{\text{in}}^2 f \left( 4 C_{\text{chassis}} + 4 C_{\text{junction}} + 9 C_{\text{rect}} + 4 C_{\text{stray}} \right) \]

with \( V_{\text{in}} = 140 \) Vdc, \( f = 100 \) kHz

\[ P_{\text{sw}} = \frac{1}{2} (140)^2 (100 \times 10^3) \left[ 400 \text{ pF} + 400 \text{ pF} + 126 \text{ pF} + 120 \text{ pF} \right] \]

\[ P_{\text{sw}} = 1.03 \text{W} \]

3. DRIVE AND CONTROL POWER

15 Vdc power into the logic and drive circuit was measured at 1.6W.

4. DIODE FORWARD LOSSES

The equation for the diode forward losses were derived for a two-phase CDVM in Appendix B.

\[ P_{\text{rect}} = n' \frac{I_L}{2} V_{\text{fwd}} \]

for \( n' = 18 \), \( I_L = 0.0833 \) and \( V_{\text{fwd}} = 1.1 \) V

\[ P_{\text{rect}} = 0.825 \text{W} \]
5. CAPACITOR ESR LOSSES

The RMS current for each capacitor has been calculated assuming each rectifier conducts for 1/5 of the half cycle. There are four distinct groups of capacitors. The C₁ group carry I_L average while C₂, C₃ and C₄ carry 2I_L, 3I_L and 4I_L respectively. The RMS current in each capacitor is calculated below.

The RMS current is determined by the average current (I_{ave}) required to flow and the duty cycle (D). Assuming sinusoidal waveforms,

\[ I_{pk} = \frac{1}{D} \times \frac{\pi}{2} \cdot I_{ave} \]

to convert to RMS,

\[ I_{RMS} = \sqrt{D} \cdot \frac{\sqrt{2}}{2} \times I_{pk} \]

\[ = \sqrt{D} \times \frac{\sqrt{2}}{2} \times \frac{1}{D} \times \frac{\pi}{2} \cdot I_{ave} \]

\[ I_{RMS} = \frac{\pi \sqrt{2}}{4 \sqrt{D}} \cdot I_{ave} \]

The duty cycle for C₁ through C₄ are 1/5, 2/5, 3/5 and 4/5 respectively. Then, the RMS currents are:

\[ I_{RMS} (C₁) = 0.207 \]
\[ I_{RMS} (C₂) = 0.292 \]
\[ I_{RMS} (C₃) = 0.358 \]
\[ I_{RMS} (C₄) = 0.414 \]
The total capacitance ESR losses are then

\[ P_{\text{ESR}} = \left( \left[ I_{\text{RMS}}(C_1) \right]^2 R + \left[ I_{\text{RMS}}(C_2) \right]^2 R + \left[ I_{\text{RMS}}(C_3) \right]^2 R \right) + \left[ I_{\text{RMS}}(C_4) \right]^2 R \]

With \( R = 0.05 \Omega \) and \( I_{\text{RMS}}(C_x) \) as defined above, the total capacitance ESR loss is:

\[ P_{\text{ESR}} \approx 0.085 \, \text{W} \]

6. BOOST CIRCUIT LOSSES

The boost circuit has four main losses.

1. Transformer losses
2. Bridge rectifier losses
3. Switch losses
4. Commutating rectifier losses

The transformer is assumed to be 99 percent efficient. Assuming the input voltage 120 Vdc, the voltage across the chopper must be approximately 138 Vdc. Therefore, the boost circuit must process 18 vdc and 0.92 adc, i.e., 16.5 W. The loss in the transformers is therefore approximately 0.166 W. The secondary of the transformer is rectified to about 40 Vdc. Therefore, the average current in the bridge rectifier is \( 16.5 / 40 = 0.413 \, \text{A} \).

The loss in the rectifiers is

\[ 2 I_{\text{rect}} V_{\text{fwd}} = 2 \times 0.413 \times 1.0 \, \text{V} = 0.826 \, \text{W} \]

The FET switch will carry the full bus current while it is "on". The average power in the switch is
Switching losses (assuming \( t_r = t_f = 50 \text{ ns} \)) are

\[
P_{sw} = \frac{1}{2} V_{Cl} I_{in} \times f \left[ t_r x t_f \right]
\]

\[V_{Cl} = 40V, I_{in} = \frac{109W}{120V} = 0.91A, \text{ and } f = 400 \text{ kHz}\]

\[P_{sw} = 0.728W\]

The commutating rectifier dissipation is

\[I_{in} \times V_{fwd} \times \left(1 - \frac{t_{on}}{T}\right) = 1.92 \times 1.0 \left(1 - \frac{18}{40}\right) = 0.506W\]

The total power dissipation in the boost converter is then

\[P_{Boost} = 0.166 + 0.826 + 0.305 + 0.728 + 0.506\]

\[P_{Boost} = 2.53W\]

7. BIAS SUPPLY LOSSES

There are two power sources of losses for the 15 Vdc bias supply; directly from the line through a dissipative regulator or from the rectified secondary of \( T_3 \). The a.c. voltage from the \( T_3 \) secondary is a 19.4V square wave. The current in the bridge rectifier and in the pass transistor is

\[19.4 - 15 \times I_{bias}\]

where \( I_{bias} = 0.107A \)
The loss in the transistor and bridge rectifier is then 0.47 W. The driver for the pass transistors pulls between 3.5 and 5.5 mA from the 120 Vdc bus depending on the $h_{FE}$ of the pass transistor. Taking the average of the two, the power loss in the driver stage is

$$(V_{bus} - 15 \text{ Vdc}) \times (0.0045) = (120 - 15)(0.0045) = 0.473 \text{ W}$$

The total loss in the bias supply is

$$P_{BS} = 0.470 + 0.473$$

$$P_{BS} = 0.943 \text{ W}$$
APPENDIX D

STATEMENT OF WORK
APPENDIX D. STATEMENT OF WORK

EXHIBIT "A"

The Contractor shall perform the work described below:

SPECIFIC TASKS

I. TASK 1 - Converter Design

A. The Contractor shall conduct a study and a detailed electrical design of a regulated DC-DC converter using a high frequency capacitor diode voltage multiplier that will meet the characteristics outlined in Section VI entitled "Specifications for DC-DC Converters Using High Frequency Capacitor Diode Voltage Multiplication", hereafter referred to as "Specifications". The study and design shall be based on those approaches described in NASA TMX-71566, "High Performance DC-DC Conversion With Voltage Multipliers", and NASA TMX-71735, "Efficiency and Weight of Voltage Multiplier Type Ultra Lightweight DC-DC Converters". The study and the detailed design shall include:

1. An investigation of various methods for the regulation of the output voltage to compensate for changes in output power and input voltage.

2. An assessment of critical component requirements and availability (transistors, inductors, capacitors, diodes and other components) applicable to this converter technology.

3. An investigation of low loss, lightweight signal generators and switch driving circuits.

4. An investigation of the use of an output filter, together with the use of small CDVM unit capacitors, to reduce total weight.


6. An engineering evaluation of the inherent potential reliability (complete with an identification of potential failure modes) of the proposed CDVM electrical design versus a conventional chopper transformer rectifier design.

B. The Contractor shall use ultra lightweight capacitors, such as those made with thin films of polysulfone or polyvinylidene.
fluoride, or with ceramic dielectrics. This consideration shall include the polyvinylidene and polysulfone dielectric film capacitors described in NASA report number CR-124926. The Contractor shall prepare drawings described in the Schedule and present details of the converter electrical design, the assessment of critical component availability, the inherent reliability, and breadboard physical layout at a design review at Lewis Research Center. The design and layout shall be subject to approval by the NASA Project Manager before the Contractor proceeds with fabrication as required in Task 2.

II. TASK 2 — Breadboard Fabrication

Based on the results of Task 1 and the approved design, the contractor shall procure parts and fabricate two identical breadboard models of the CDVM dc-dc converter. Accurate documentation of the CDVM converter electrical component weight shall be made.

III. TASK 3 — Testing and Evaluation of Breadboards

The Contractor shall prepare a test plan for detailed electrical performance tests to be conducted on one of the two breadboards and, limited acceptance tests of the other units. The detailed performance tests shall be formulated to demonstrate conformance with the "Specifications" and to substantiate the inherent CDVM characteristics which affect the potential reliability as evaluated in subparagraph 6 of Task 1. The plan shall be submitted to the NASA Project Manager for approval. The Contractor shall conduct performance tests in accordance with the approved plan.

IV. TASK 4 — Delivery

At the conclusion of the technical effort the contractor shall ship all breadboards to NASA Project Manager, and shall provide complete updated design evaluation drawings, parts lists, component weight documentation and instructions for operation, along with any special cables and connectors required for typical laboratory operation.

V. TASK 5 — Reporting Requirements

A. Technical, financial, and scheduler reporting shall be in accordance with the attached Reports of Work clause, which is hereby made a part of this contract.

B. The Contractor shall not report data in columns 7b, 9a, and 9b of NASA Form 533P.
C. The Monthly Contractor Financial Management Performance Analysis Report (NASA Form 533P) and the Monthly Technical Progress Narrative Reports shall be due in the offices of the addressees on or before the fifteenth calendar day of the month following the month being reported.

D. The number of copies to be submitted for each monthly report is as follows:
1. Fifteen copies of the Monthly Technical Progress Narrative.

E. The reporting categories to be reported in the Contractor's monthly reports are as follows:

NASA Form 533P, Monthly Contractor Financial Management Report:

<table>
<thead>
<tr>
<th>Task</th>
<th>Hours and Dollars</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Task 1</td>
<td></td>
<td>Converter Design</td>
</tr>
<tr>
<td>Task 2</td>
<td></td>
<td>Breadboard Fabrication</td>
</tr>
<tr>
<td>Task 3</td>
<td></td>
<td>Testing and Evaluation of Breadboard</td>
</tr>
<tr>
<td>Task 4</td>
<td></td>
<td>Delivery</td>
</tr>
<tr>
<td>Task 5</td>
<td></td>
<td>Reporting Requirements</td>
</tr>
<tr>
<td>Subtotal</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Fixed Fee</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Total Resources</td>
<td>Dollars</td>
<td></td>
</tr>
</tbody>
</table>

F. Within twenty working days after completion of the technical effort, the Contractor shall orally present a summary of the effort and the results of Tasks 1 through 3 at the NASA Lewis Research Center.

VI. SPECIFICATIONS FOR DC-DC CONVERTER USING HIGH FREQUENCY CAPACITOR DIODE VOLTAGE MULTIPLICATION

<table>
<thead>
<tr>
<th>Specification</th>
<th>Requirement</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rated output voltage:</td>
<td>1200 vdc</td>
</tr>
<tr>
<td>Rated output power range:</td>
<td>20 to 100W</td>
</tr>
<tr>
<td>Output voltage ripple (peak-to-peak):</td>
<td>1.0 percent or less</td>
</tr>
<tr>
<td>Input voltage range:</td>
<td>110 to 130 vdc</td>
</tr>
<tr>
<td>Output voltage regulation:</td>
<td>1.0 percent or less</td>
</tr>
<tr>
<td>Short circuit protection:</td>
<td>Shall survive a continuous short at the converter output terminals and return to the regulated output voltage within 5 ms after removal of the short.</td>
</tr>
</tbody>
</table>
Total component weight: 150 grams
Internal operating frequency: Between 50 and 150 kHz
Efficiency: Greater than 90 percent at 100W and not less than 80 percent within the output power range.
Operating ambient temperature range: 0° to 50°C
The circuit design and breadboard layout shall recognize the thermal constraints associated with potential use of this converter concept in a vacuum environment. However, the breadboards need be designed only for operation in air.
Response time of regulating control system: For a step change of 20V or less within the input voltage range, the output voltage shall recover to within 1.0 percent of 1200V for all loads between 20 and 100W in one (1) ms or less. For a step change of 80W or less within the output power range, the output voltage shall recover to within 1.0 percent of 1200V in one (1) ms or less.

VII. CONTROL OF EQUIPMENT AND RECORDS

Equipment used in the acquisition of data shall be calibrated, evaluated, maintained, and controlled to ensure its accuracy and reliability.

A. Calibration
Data acquisition equipment shall be calibrated at scheduled intervals or prior to and after use. The equipment shall be calibrated against certified standards which are readily traceable to National Bureau of Standards.

B. Evaluation
Data acquisition equipment shall be evaluated prior to use to determine its accuracy, stability, and repeatability. The evaluation results shall be documented. The evaluation required is dependent on the type of equipment and its intended use.

1. Commercial equipment for which sufficient information is available relative to its accuracy, stability, and repeatability need not be evaluated if used according to established practices. However, the equipment shall be calibrated and the results documented.
2. Specially designed equipment shall be evaluated. The equipment shall be checked out prior to actual use by using actual test procedures and conditions to verify the suitability of the equipment for use, adequacy of procedures, ease of operation, accuracy, stability, and repeatability. The results shall be documented.

C. An equipment log shall be maintained for each apparatus and instrument. Dated entries shall be made for all calibration results, all uses of equipment, all inspection data, and all maintenance operations on the equipment.

D. Technical record logs shall be established by the Contractor and dated entries shall be made to document the performance of the testing required under this statement of work.

E. The above equipment and technical record logs shall be fully maintained and be available for review by the NASA Project Manager. The data in these logs shall not be construed as being within the definition of proprietary data. These logs shall be construed as subject data and shall be delivered to the NASA Project Manager upon written request of the Contracting Officer.