Interactive Debug Program for Evaluation and Modification of Assembly-Language Software

Dale J. Arpasi

APRIL 1979
Interactive Debug Program for Evaluation and Modification of Assembly-Language Software

Dale J. Arpasi
Lewis Research Center
Cleveland, Ohio

NASA Technical Paper 1441
## CONTENTS

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>SUMMARY</td>
<td>1</td>
</tr>
<tr>
<td>INTRODUCTION</td>
<td>1</td>
</tr>
<tr>
<td>GENERAL CONSIDERATIONS</td>
<td>2</td>
</tr>
<tr>
<td>DEBUG PROGRAM CAPABILITIES</td>
<td>4</td>
</tr>
<tr>
<td>Initialization</td>
<td>4</td>
</tr>
<tr>
<td>Addressing</td>
<td>4</td>
</tr>
<tr>
<td>Information Display</td>
<td>5</td>
</tr>
<tr>
<td>Program Modifications</td>
<td>6</td>
</tr>
<tr>
<td>Execution and Analysis</td>
<td>6</td>
</tr>
<tr>
<td>PROGRAM DESCRIPTION</td>
<td>8</td>
</tr>
<tr>
<td>Command Structure</td>
<td>8</td>
</tr>
<tr>
<td>Name Assignments</td>
<td>8</td>
</tr>
<tr>
<td>Address Formats</td>
<td>9</td>
</tr>
<tr>
<td>Debug Assembler</td>
<td>10</td>
</tr>
<tr>
<td>Scaling</td>
<td>11</td>
</tr>
<tr>
<td>DEBUG COMMANDS</td>
<td>12</td>
</tr>
<tr>
<td>Initialization Command - YDEBUG</td>
<td>13</td>
</tr>
<tr>
<td>Source-Name Input Command - UDEBUG</td>
<td>13</td>
</tr>
<tr>
<td>Sector Base Statistics Command - BDEBUG</td>
<td>14</td>
</tr>
<tr>
<td>Display Command - PDEBUG</td>
<td>15</td>
</tr>
<tr>
<td>Modification Command - CDEBUG</td>
<td>16</td>
</tr>
<tr>
<td>Program Addition Command - ADEBUG</td>
<td>17</td>
</tr>
<tr>
<td>Subroutine Specification and Execution Command - VDEBUG</td>
<td>17</td>
</tr>
<tr>
<td>Program Execution Command - XDEBUG</td>
<td>17</td>
</tr>
<tr>
<td>Breakpoint Command - SDEBUG</td>
<td>19</td>
</tr>
<tr>
<td>Return Command - RDEBUG</td>
<td>19</td>
</tr>
<tr>
<td>Transfer Command - TDEBUG</td>
<td>20</td>
</tr>
<tr>
<td>CONCLUSIONS</td>
<td>21</td>
</tr>
<tr>
<td>APPENDIX - DESCRIPTION OF DEBUG PROGRAM</td>
<td>22</td>
</tr>
<tr>
<td>REFERENCES</td>
<td>26</td>
</tr>
</tbody>
</table>
SUMMARY

Using the digital computer in real-time aircraft propulsion control systems requires extensive use of assembly-language programming. Because this language is far removed from the actual control equations, significant control-software evaluation and debugging problems often occur. Therefore, software is needed to alleviate these problems.

Presently available debug software is not sufficient to raise operator-computer interaction to the level where software evaluation and debugging become acceptable. Therefore, a higher level debug program was developed. This program uses information supplied by the computer's assembler and loader and by the operator to simplify problem recognition and to permit straightforward modifications to the software being debugged.

Addressing techniques are used that allow operator-computer interaction by means of easily recognizable names and relative addresses as they appear in the source listing. Many data formats are available, including one that specifies data in engineering units. An instruction coder and decoder allow program instructions to be specified by their assembler mnemonic representation and to be evaluated during execution of the program that is to be debugged. Thus, the operator need not be concerned with actual machine coding. Execution terminators are included that, when used, will stop debug execution of the program if certain prespecified conditions are encountered. The operator may specify execution termination when conditions are encountered that modify the program counter or the selected memory locations or that cause arithmetic overflows. Other features incorporated into the debug program include an on-line assembler that makes it easier to modify the program that is to be debugged.

The debug program is described in detail in this report. The debug commands, their sequencing, and their options are described and illustrated. Functional diagrams of the debug program are given in the appendix.

INTRODUCTION

Recent advances in digital computer hardware have enhanced its use in control applications. Controls requiring extensive computations and logical decisions, such as those for modern aircraft propulsion systems, are particularly well suited for implementation on a digital computer. Aircraft propulsion controls, however, are usually bound by stringent computation-time limits.
Computation speed depends on the programming language used to implement the control equations. In general, the more removed the programming language is from the basic machine instruction set, the slower is its computation. Therefore, computation-time limits often preclude the use of higher order languages that offer a format close to the actual control equations and force the programmer to use assembly language. Because assembly language is far removed from the actual control equations, significant program debugging problems may be encountered.

Debugging consists of analyzing and modifying the assembly-language program. It may be done through direct operator-computer interaction, which is itself very prone to error because of the bookkeeping involved, or through a buffer program that raises this interaction to a more comprehensible level. Although such programs (referred to as debug programs) are usually available with every computer, they are generally not extensive enough to meet the needs of the control-system programmer. The debug program described in this report offers more versatile addressing, display, execution, and on-line assembly capabilities than previous debug programs. It was written for the Honeywell HDC-601 flight-qualified computer and the Honeywell DDP-516/316 computer. The philosophy and techniques used in developing the program are described in detail so that the concepts can be applied to other computers. Because this report is also intended as a user's guide, operational details and examples are given.

The control-software debugging process requires operational data for software evaluation. These data are generally collected by running the software in conjunction with the system to be controlled (or a real-time simulation of the system). The data-collection process is made simpler by a data-collecting and display program called INFORM (ref. 1). This program is a high-level, operator-computer interaction program described in this report offers more versatile addressing, display, execution, and on-line assembly capabilities than previous debug programs. It was written for the software evaluation and modification capabilities to the control programmer.

GENERAL CONSIDERATIONS

The debug program was written for the Honeywell HDC-601 flight-qualified computer and the Honeywell DDP-516/316 computer. The program depends on the computer architecture and instruction set. The computers are described in detail in references 2 and 3. The HDC-601 uses a 16-bit word with the most significant bit designated as bit 1. The computer has four manipulative registers:

1. A register (AREG) - the primary arithmetic and utility register
2. B register (BREG) - the secondary arithmetic register
3. X register (XREG) - the index register
4. KEYS - the register used to contain machine status information
The computer uses sectorized addressing: Memory is divided into 512-word sectors. Communication within a sector is done directly, but communication between sectors must be done indirectly through intersector references. The one exception is that communication with the first memory sector can be made directly from any sector. Intersector references, therefore, can be stored in the first sector. The computer's assembler and loader also allow an area within each sector to be set aside for intersector references. This area is referred to as the sector base area.

The HDC-601 instruction set can be divided into two categories: those requiring an operand, and those not requiring an operand. Instructions requiring an operand are

1. Memory reference instructions
2. Input-output instructions
3. Shift instructions

Each instruction has a three-character, assembly-language mnemonic representation and a machine-language operational code (op-code). These considerations and those of the preceding paragraph are important to the structuring of the debug program and must be considered in using the program concepts to formulate debug programs for other digital computers.

The basic philosophy of the debug program development was to use assembler-, loader-, and operator-supplied information to provide operator-computer interaction in an understandable format. The assembler supplies a source listing and a table of source names. The debug program uses these names to simplify operator address recognition. The loader supplies the relocation base addresses and the locations of sector base areas. The debug program uses them to eliminate the need for absolute address specification and to efficiently automate program modifications. Through INFORM, the operator may assign scale factors and names to memory addresses. This allows data to be specified directly in engineering units.

The computer's instruction set is incorporated into the debug program. Because both the mnemonics and the op-codes are included, program modifications can be structured in assembly language without resorting to machine coding. Conversely, machine coding for program listings can be automatically interpreted in an easily understandable format.

Because the command structure of the debug program is fully compatible with the command structure of INFORM (ref. 1), the programmer can incorporate any INFORM commands with any debug commands for an evaluation and modification program that suits his needs.
DEBUG PROGRAM CAPABILITIES

The capabilities of the debug program are

1. Initialization
2. Addressing
3. Information display
4. Program modifications
5. Execution and analysis

Each capability is discussed in general in this section to give an understanding of the program concepts. Detailed program descriptions and operational examples are given in subsequent sections.

Initialization

The debug program must be initialized before execution to provide the information necessary to its operation. That is, memory areas must be specified to contain

1. The debug name tables (source names assigned to addresses within the program to be debugged)
2. The debug on-line assembler's buffer (the area used to assemble operator-supplied instructions)
3. Program additions (the area assigned for additions to the program being debugged)
4. The INFORM name tables (names and scale factors assigned to any memory address when INFORM commands are being used)

In addition, the operator may specify a protected memory area that cannot be violated during debug execution of his software. After memory-area assignments are specified, the operator may specify the sector base areas and fill the name tables. The debug name tables may be filled manually (e.g., keyboard) or automatically (e.g., paper tape) by entering the table of source names obtained during assembly of the program that is to be debugged. Any number of programs or subroutines can be debugged simultaneously, and the source-name assignment is limited only by the area set aside.

Addressing

Flexible operator-address specification is offered in the debug program. It allows referencing of an absolute octal address, a source name, an INFORM name, and a relocatable octal address. Arithmetic-address stringing is permitted in combinations of the preceding. In addition, special addressing - including undefined addressing, index-
ing, and indirect address specification - is available for instruction operands during on-line assembly.

Two locations, called the first and last address counters, are used to specify the initial and final address limits for debug commands. The first address counter is also used to establish the base address for address displacements. When a source name or a relocatable octal address is specified, the first address counter is used to determine which program is being debugged and which source-name table is referenced. The re-location base for this program (specified during initialization) is added to the specified address to form the absolute address. With this address mode the operator may easily work from the source listing of the program currently being debugged. An address format is available to reference names external to the current program.

Information Display

An information display package is contained in the debug program. Any of the four registers (AREG, BREG, XREG, and KEYS) or any memory location or series of memory locations can be displayed in an operator-selected format. Display formats are available for octal integers, decimal single- and double-precision integers, and decimal floating-point numbers. (Because all decimal displays can be descaled, the display can be in engineering units.) Display formats are also available that specify the address as containing ASCII characters or a direct-address constant.

Additional display formats are available for memory display only. Display of the effective address of a direct-address constant (deciphering of the indirect chain) and display of block-zero storage (the number of successive addresses containing zero) may be specified. In addition, the address may be specified to contain an instruction that will cause the display of the mnemonic and operand, if any. If the instruction is a memory-referencing instruction, the status of the index and indirect indicators is also displayed.

Two display modes are available: the print mode and the list mode. The print mode simply lists the address and its contents in the specified format. The list mode produces a listing similar to that of the machine assembler. Only the print mode is available for register display.

It is often preferable to separate the display commands from the information to be displayed. This capability is incorporated in the display package: The operator can input commands from one unit (e.g., teletype) and have the display appear on another unit (e.g., line printer).
Program Modifications

The debugging process often involves significant program and data modifications. Without a comprehensive debug package the operator is forced either to frequently assemble the source program and reload the resulting object program or to modify the machine language. Both alternatives are time consuming and the latter is particularly prone to error. By incorporating an on-line assembler, the debug program discussed in this report provides a quick turnaround for all program modifications.

The debug assembler is similar to the machine assembler in that location, instruction, and address fields must be specified. The location field is used to specify the relative location of the entry in the program modification. The instruction field is used to specify the instruction mnemonic and for indirect referencing. The address field is used to specify the instruction operand if necessary.

All the machine-instruction mnemonics are available. In addition, pseudo-operation mnemonics (pseudo-ops) are available to specify octal entries, scaled or unscaled decimal integer or floating-point entries, direct-address constants, ASCII information, and block storage requirements.

Address specification has been defined. Special addressing is available to reference location-field entries or to postpone address definition. All addresses must be defined before the program modification input is completed.

When the operator signals the input to be complete, the program modifications are assembled. The machine coding is formed and the required intersector referencing is computed from the sector base information supplied during initialization. A source listing is then provided for operator verification. The operator may revise the modifications or signal their incorporation into this program.

If the modifications are actually additions to the program, they are placed in the program addition area specified during initialization. Linkages between the programs and the addition are automatically determined.

At any time the operator may transfer the modified program from memory to permanent storage (e.g., paper tape). Verification and loading capabilities are incorporated. Transfer from one memory location to another, with masking of selected bits, is permitted.

Execution and Analysis

The debug program provides a method of execution and analysis that minimizes the possibility of damage to the program to be debugged and maximizes the execution options. The program to be debugged is not executed directly in the debug execution routine. Rather, each instruction is lifted from the program, analyzed, and rebuilt for
execution inside the routine. All machine registers are synthesized. The first address counter is used as the pseudo program counter, and internal locations are set aside as the pseudo instruction register. The registers AREG, BREG, XREG, and KEYS are also synthesized as pseudoregisters. With this method of execution, control never leaves the debug execution routine. By using instruction analysis combined with the execution mode commands, the operator can avoid inadvertent destruction of his program by programming errors.

When the content of the first address counter is set, the execution routine returns the vital statistics of the instruction to be executed: a complete listing of the instruction, the contents of the direct address of memory reference instructions, the effective address of these instructions (deciphering both indirect chains and indexing), and the contents of the pseudoregisters. The operator is advised if the instruction is not executable or if a protected area is about to be violated.

After the listing, the operator can transfer control to another debug routine to obtain additional information, to modify his program, or to change the pseudoregisters. Alternatively, he can execute his program either on an instruction-to-instruction basis or by using one of the following execution modes:

1. Execute to the termination address specified by the last address counter
2. Execute to a memory-modifying instruction
3. Execute to a program-counter-modifying instruction
4. Execute until an overflow condition exists
5. Any combination of the above

A permissive memory area may be specified to change the execution termination by memory-modifier instructions. Thus, the operator can prohibit data storage outside a selected program area. When a terminator is encountered, the described listing is produced and the options are again available.

Although breakpoints are not necessary for execution, they are necessary to terminate actual execution of the operator's program. These breakpoints are used to transfer program control from the operator's program to the debug program. Debug commands are available to insert and delete breakpoints and to transfer control back to the operator's program. Control can be transferred from the debug program to the operator's program either directly or through a preset initial-condition program.

A debug routine is used to build on-line and execute subroutines within the debug program. These subroutines can be used to supply initial conditions for control transfers or to structure additional debug routines as desired by the operator.
PROGRAM DESCRIPTION

This section provides background information for understanding debug command operation. The debug commands are described in the next section. The various debug routines are described in detail in the appendix.

Command Structure

The debug program begins with the command structure. Command characters are deciphered here, and the appropriate command routine is entered from this structure. Most returns, on completion of command execution, and most error returns are made to the command structure. The logic is shown in figure 1. The command structure allows the operator to specify INFORM commands as well as debug commands. The INFORM commands are described in reference 1 and are designated by using nonalphanumeric keyboard characters. Debug commands are specified by using control-alphanumeric characters. Each command character is assigned a subroutine name. When the operator specifies a command character, the corresponding command subroutine is determined and program control is transferred to this subroutine.

Since all command characters are assigned subroutine names, unwanted commands must be satisfied with returns to the command structure when loading the program. The operator can therefore tailor an INFORM-debug program to suit a particular need during the program-loading process.

As indicated in figure 1, command operands can be prespecified in terms of a name. Prespecified operands are used for INFORM commands only. This feature is useful for debug commands, however, in that the INFORM name table may be referenced by the debug address specification routines. The INFORM names differ from debug names in that scale factors as well as addresses may be assigned to the names. These statistics are assigned in the command structure. Debug name tables are filled during execution of a particular command.

Name Assignments

The operator can assign names to any memory location. A name can have as many as five alphanumeric characters. Each character is packed in truncated ASCII (six binary bits per character) into two memory words. Figure 2 illustrates the method used. The most significant $2\frac{1}{2}$ characters are packed into the primary name word, and the least significant $2\frac{3}{5}$ characters are packed into the secondary name word. Parallel tables are used to contain the primary and secondary name words. A third parallel table is used to hold the address assignment of the name.
Figure 3 illustrates the structure of the name tables for debug names. Because multiple sequential tables are allowed for debug names, the operator can assign a list of names that correspond to the source listing of each program to be debugged. The first location of each primary-name-word table is set to zero to indicate the start of a new name list. The first location of each secondary-name-word table is used to specify the number of names in the name list. The first location of each address table contains the relocation base of the program, which is determined during program loading.

Address Formats

Addressing is used to specify operands for the debug commands and to satisfy the address requirements of the debug assembler. Several format options are available to the operator through address delimiters and postaddress delimiters.

An address delimiter may be specified instead of a name. Allowable address delimiters are given in table I. Delimiters "APOSTROPHE" and "/" must be directly followed by an octal address. Delimiters "+" and "SPACE" allow the first address counter to be referenced as an address. Delimiters "$" and ":" may only be used for assembler addresses (not for command operands) and must be followed by a decimal statement number. With the exception of the "SPACE" delimiter, all address delimiters require entry of a postaddress delimiter.

After the initial address is determined, the postaddress delimiter is interrogated. These delimiters are given in table II. Delimiters "+" and "-" of table II are used for address stringing. An address string consists of an initial address entry followed by any number of octal or decimal numbers or the ASCII "B" character separated by the "+" or "-" delimiters. Specifying B in the address string causes an external bias address (set through an INFORM command) to be inserted in the string.

The "," delimiter is used to specify assembler address indexing and is prohibited for command operands. This delimiter must be directly followed by the "SPACE" postaddress delimiter.

Failure to enter a proper address or postaddress delimiter will cause an error message, followed by an error return, to be issued. Failure to specify a name that exists in the name table specified in the address initialization routines will also result in an error message and an error return. One exception to this occurs if the name is terminated with the ASCII ";" delimiter. In this case, the name is assumed to be unique, and all debug name tables are searched. If the name is not located, the INFORM name table is searched. If it is still not located, an error message and error return are issued. If the name is found, the name table containing that name is determined and control returns to the operator entry point. The operator can then specify a name contained in this new name table. In this way, access is allowed to any name in any name table.
Debug Assembler

The debug assembler is used in all debug commands requiring on-line instruction coding. The sequenced operation requires source-statement input in a format like that used in the regular machine assembler (location, instruction, and address fields). When assembly is completed, a source listing is provided for operator verification.

The location field is five spaces long. It is used to structure the statement entries according to decimal statement numbers as well as to define previously undefined addresses. Location-field entries are also used to signal completion of source-statement entry, to delete statements, and to abort statement entry by a return to the debug command structure. Allowable location-field entries are given in table III. Decimal integers \( n \) are used to specify the location of a source statement within the source-statement structure. Thus the operator can easily modify previous statement entries. All statement entries must be sequentially numbered, starting with zero.

Previously undefined address-field entries must be defined before completion of source-statement entry is signaled. They are defined by referencing the undefined address $n$ in the location field. The location-field entry number immediately following this reference replaces the undefined address as it occurs in all previous instruction entries.

The maximum source-statement number (limited by the size of the assembler buffer to 64) is saved in an instruction counter and used to specify the number of memory locations used by the operator's program. This number may be modified by the "M" command in the location field. The "\" command is used to specify the completion of a source-statement entry, and the "R" command is used to abort the source-statement entry.

After a source-statement number is entered in the location field, the program spaces the input device to the instruction field. The instruction field is six spaces long. Allowable instruction-field entries are given in table IV. Any machine instruction mnemonic or any posudo-op mnemonic given in table V is allowed. Each ASCII character of a mnemonic entry is truncated to five binary bits. The alphabet is thus translated into binary numbers ranging from 00001 for A to 11010 for Z. The ASCII number characters from 1 to 4 are translated by subtracting octal 226 from the ASCII code. These numbers are then binary coded as 11011 to 11110. Since each mnemonic is three characters long, it can be represented by a single 16-bit word (see ref. 2 for HDC-601 instruction mnemonics).

Indirect addressing is specified by appending the ASCII "*" character to the instruction mnemonic. This character signals the end of the instruction-field entry. If indirect addressing is not desired, the ASCII "SPACE" character is used to terminate
the mnemonic and to signal the end of the instruction-field entry. The input device is then spaced to the address field if an instruction operand is required.

Assembler addresses are available to reference as yet undefined addresses or source-statement numbers. These are "$n" and ":n," respectively, where n is a decimal integer as defined for the location field.

The pseudo-operations of table V allow the operator to specify data formats and direct-address constants and to reserve block-storage locations. Each pseudo-op requires an address-field entry. Octal integer data can be entered in unsigned 6-digit format (negative numbers are represented in two's complement). Decimal data can be scaled by terminating the entry with a ASCII "\" character followed by a scale factor (see the section Scaling). An ASCII data entry must be preceded by a decimal number that indicates the number of locations it will consume (two characters per location). Any locations not filled by the operator will be filled with "SPACE" characters. Indirect addressing and indexing are allowed. For block storage, the operator specifies the decimal number of locations to be reserved.

When the operator signals completion of source-statement entry "\", the source program is assembled. The source program, as well as all intersector reference requirements, is listed for operator verification. The listing format for memory reference instructions is given in figure 4. The listing format for other types of instructions and pseudo-operations is similar, with the exception of the address field. If the operator is satisfied, the resulting machine-coded object program is transferred from the assembler buffer to permanent storage. If the listing is unsatisfactory, the operator can either edit the source program or cancel the job.

Scaling

The operator can designate scale factors to be assigned to input or output data. This feature is available for data display or in conjunction with any of the assembler's decimal pseudo-operations (DEC, FPC, and DPC). Scale factors can be specified by a number of means, as given in table VI: Ratios giving the number of engineering units per machine unit may be specified directly. A ratio may also be specified to be that entered for an INFORM name. A scale factor, representing the ratio of voltage to machine units of the analog-to-digital converter in the control system, is stored internally in the program and can be referenced for any variable. Binary scaling is permitted. The ratio of engineering to machine units for binary scaling is $2^{nn}/32768$, where nn is a decimal number specified by the operator. It is also possible to default the scale factor to the last entered value.
DEBUG COMMANDS

This section describes the command routines and their use. Eleven commands are available in the debug program. The command structure can be modified to add or delete commands according to need. Command routines are entered by using ASCII control characters (represented by underscoring the corresponding alphabet character in all tables and figures). Table VII lists the debug command routines, their entry characters, and their descriptions and references their functional diagrams (given in figs. 17 to 40).

Completion of each command routine (except RDEBUG, to be described) returns program control to the command structure (fig. 17). This is indicated by the ASCII "-" character. In many cases (particularly in specifying command operands), operator error also causes a return to the command structure. Other errors may simply cause a return to the start of the current entry. The operator can intentionally cause an error return to the command structure at any time by using the ASCII "#" character. One other special error character is used in the program: the ASCII "RUB OUT" character. This character is used in name specification to cancel previously input name characters and to start again. Debug error messages, their descriptions, and their consequences are summarized in table VIII.

Figure 5 presents an assembly-language program to be debugged and illustrates the use of each debug command. It is not intended for any purpose other than illustration. The figure gives the location in memory of each instruction or data word, the octal contents of the location, the name assigned to the location if any, the instruction or pseudo-op mnemonic as defined in reference 2, and the address-field reference. The purpose of each instruction is stated. The program consists of a main program starting at X1 and a subroutine starting at Y1. The X1 program has a sector base area starting at '14735. In this area, one intersector reference location is used and two locations are available for use. The Y1 subroutine is located in a different sector ('15000) than the X1 program and has no sector base area. The subroutine name YYY and its starting location Y1 are equivalent and refer to the same location.

Each command routine is described and illustrated in this section. The sequencing steps and options for each command routine are also given in terms of required operator entries and terminations. The program's response, if any, to each entry is indicated. Certain sequencing steps are common to many of the command routines. These steps are used for address specification, scale-factor specification, and on-line assembly. Sequencing for these operations is given in tables IX, X, and XI, respectively.
Initialization Command – YDEBUG

With the command routine YDEBUG the operator can reserve memory locations to contain:

1. INFORM name and statistics tables
2. Debug name and address tables
3. On-line program additions
4. Debug assembler buffer

In addition, the operator can protect a memory area from violation during program execution when using XDEBUG. This memory area usually is that containing the debug program but can be any selected memory area.

The sequencing and use of this command are given in figure 6. On entry the operator must specify the desired area of initialization (INFORM, debug, or protect). Separate entry must be made for each initialization area.

INFORM initialization requires that the start of its tables (e.g., \texttt{16000}) and the number of names allowed (e.g., \texttt{24}) be specified. Since tables must be reserved for the primary and secondary name words and the address and scale-factor (two words) assignments, the actual number of machine locations reserved for INFORM name specification is five times the number of names to be entered plus overhead. After specification, the next available memory location (e.g., \texttt{16426}) is displayed for the operator.

Debug initialization requires that the program addition area (e.g., \texttt{16426}) be specified. This area must be contained within a single sector. The assembler buffer must immediately follow the program addition area (e.g., \texttt{16700}). Therefore, specification of this buffer's location limits the size of the program addition area. The assembler buffer is prespecified to be 64 locations long. Debug name table initialization requires that both the first location (e.g., \texttt{17000}) and the number of names to be entered (e.g., \texttt{24}) be specified. The actual number of locations reserved for debug names is three times the number of names to be entered. After specification, the next available memory location (e.g., \texttt{17074}) is displayed for the operator.

Protect initialization requires that the initial and final locations of the area to be protected (e.g., \texttt{15000} \rightarrow \texttt{15003}) be specified. If these locations are not initialized, no area will be protected.

Source-Name Input Command – UDEBUG

With the command routine UDEBUG the operator can specify debug source-name and address assignments. The sequencing and use of this command are given in figure 7. Names assigned to different programs or subroutines must be specified on separate entries into UDEBUG. On entry the operator must specify the relocation base of
the program (e.g., `14740 for program XXX and `15000 for program YYY). Name and address assignments can then be made. In general, names should correspond to the names in the operator's source program, with at least one name being unique to this program (e.g., the program name XXX). This allows a specific name table to be referenced when more than one program is being debugged. More than one name can be assigned to a location (e.g., XXX and XI assigned to `14740). All name entries are terminated with a space.

The address entry must be made in octal and preceded by a zero. Any characters, except "W," between the name terminator and the start of the address will be ignored. Relocatable addresses are terminated by a "SPACE" or a "CARRIAGE RETURN." These are stored directly in the address table (e.g., `00 represents location `14740). Absolute addresses must be terminated by "A." The relocation base is subtracted from the entry before storage (e.g., `014775A is stored as `35).

Completion of the name and address entries is signaled by a "W" in the address field. Any name may precede this entry. This termination corresponds to the source-name-table termination of the HDC-601 assembler listing "0000 WARNING OR ERROR FLAGS"). When the name and address assignments are completed, the accumulated number of locations used in the primary-name-table area is displayed in octal. This includes the initial location of each table used for table statistics.

At any time before entering a name, the operator may change the input device number by starting a line with ";" character. This was not done in the example since all names were entered from a single device. The command routine UDEBUG will ignore any line beginning with "*" and ending with a "CARRIAGE RETURN." This allows for the insertion of comments.

Sector Base Statistics Command - BDEBUG

With the command routine BDEBUG the operator can initialize the sector base tables used by the debug assembler to form intersector references. The sequencing and use of this command are given in figure 8. For each sector used by the programs to be debugged, the operator should describe any area used for intersector referencing by the loader. This allows the assembler to use existing references and thereby optimize memory usage. If additional locations adjacent to this area are available for new references, this should also be indicated. As a minimum, an area in sector zero should be set aside for the creation of intersector references. This sector is used as the default sector if no other area is available.

Ninety-six locations are reserved in BDEBUG to contain the base sector statistics. Three locations per sector are used to store the following information:
(1) The first location containing an intersector reference (e.g., '14735) 
(2) The first location available for a new reference (e.g., '14736) 
(3) The last location available for a new reference (e.g., '14737)

This permits sector base tables to be initialized for all sectors contained in a 16K computer. Initialization must be in octal and be preceded by the octal sector number (e.g., '24). All sector base statistics can be specified on a single entry to BDEBUG. Failure to specify for any sector indicates that no sector base area is available in that sector. A return to the command structure is made by specifying "R" in place of a sector number.

Display Command – PDEBUG

With command routine PDEBUG the operator can selectively display the contents of the memory or the pseudoregisters. The sequencing and use of this command are given in figure 9. For illustration, the names "NL" and "PH" were defined, by using INFORM (ref. 1), to have the scale factors 2000 rpm/32000 machine units and 10 psi/32000 machine units, respectively.

On entry the operator specifies the initial (and final if a block) location of memory to be displayed or indicates the register to be displayed. He then enters a format number to indicate the type of display desired. Allowable format numbers are given in table XII. Format numbers 6 and 7 are available for memory display only. The interpretation of format 7 depends on the display mode selected. Two display modes are available: The print mode (selected by terminating the format number with a "SPACE") simply displays the contents of the selected cell or cells in the chosen format; the list mode (selected by terminating the format number with a "CARRIAGE RETURN") lists the selected cell or cells as illustrated in figure 4.

In the example (fig. 9), pseudoregisters A and B are first printed in octal. This is followed by scaled display of each register (initiated by "/"/" using direct scale-factor specification, indirect specification by referencing first "NL" and then "PH," and voltage scale-factor specification "V," Two examples of using binary scaling of the pseudoregister AREG are then given. Finally, the pseudoregister AREG is displayed in double-precision format. This causes the pseudoregisters AREG and BREG to be considered as a signed, 30-bit, double-precision integer. The attempt to display the pseudoregister BREG in double-precision format is not allowed and produces an error. Any double-precision referencing of an odd memory address also produces an error.

The remainder of the example illustrates memory display using all format numbers in the print mode and format number 7 in the list mode. Various types of address specification are used for illustration. Location M5 is displayed by first pointing to a unique name in program XXX and then the specific name M5. Once the current table
indicator has been set by this process, further specification of XXX names need not be prefixed by a unique name. Also after the first list mode example, the first address counter (pseudo program counter) is the same as the last address counter, namely X2-1. The next list mode example using first address counter +1 displays location X2.

An additional feature of PDEBUG is presented in the example. If instead of terminating a format number with a "SPACE" or "CARRIAGE RETURN" an ASCII "=" character is specified, the net result of address stringing is printed.

Modification Command – CDEBUG

With the command routine CDEBUG the operator can change the contents of memory or of any pseudoregister. The sequencing and use of this command are given in figure 10.

On entry, the first and last address counters are specified for memory modifications. The first address counter contains the first memory location to be changed. The last address counter need not be specified. If it is, it will not limit the number of memory locations that can be changed. This limit (64) is set by the length of the assembler buffer. However, if a last address is specified and the number of locations changed by the operator is less than that indicated by the difference between the last and first address counters, the remaining locations will be filled with the last assembler entry. Thus sections of memory can be filled with a constant value. The example illustrates scaled-data entry into the five locations reserved for SDAT. Since only four locations are entered, the fifth location is loaded with the fourth entry. These changes were incorporated into the program ("Y" response to "GO?").

If on entry, a pseudoregister change is specified, more than a single register can be modified (note second CDEBUG entry in example). The pseudoregisters are stored in the debug program in the following order: AREG, BREG, XREG, and KEYS (in this case 35622 to 35625, respectively). Therefore, if an AREG change is indicated, all four registers can be modified by four assembler statements. If a location beyond the pseudoregister KEYS will be modified, the operator is advised and the modification command is aborted.

The third entry into CDEBUG illustrates the assembler's handling of intersector references. The intersector reference for Y1 already existed in the sector base area of program X1. The intersector reference for Y2+1 did not exist and was therefore formed by the assembler (note listing of location 14736). These modifications were not incorporated into the program ("N" response to "GO?"). The command was aborted by specifying "R" in the location field.
Program Addition Command – ADEBUG

With the command routine ADEBUG the operator can insert additional statements into his program. The sequencing and use of this command are given in figure 11.

Specification of the first address counter indicates the location of the insertion. All additions are stored in the program addition area specified during initialization. If the original content of the insertion address is to be maintained, it must be included in the additions. (In the example listing, a jump through an intersector reference, inserted at X2-3 (14750), is used to link the addition to the program.) The return from the addition to the program must be included in the addition by the operator.

Subroutine Specification and Execution Command – VDEBUG

The command routine VDEBUG is used for on-line structuring and execution of subroutines. These subroutines can be used for any purpose, including the on-line building of additional debug command routines. The sequencing and use of this command are given in figure 12.

On entry the first address counter specifies the location of the subroutine. The operator must then specify whether a subroutine is to be structured ('I') or executed ('X') or if a return to the command structure is desired ('R'). After subroutine structuring is completed, this specification is again required.

The usage example illustrates the structuring and execution of a routine to output the ASCII data contained in location ADAT to the teletype. The subroutine is placed starting at location Y2+1 (15004). The statement specification illustrates the use of statement number (':') and undefined address referencing ('$') in the assembler. The first location is reserved for the return address (a 'BSS' entry results in a 'BSZ' response). The return from the subroutine is made in statement 13. Sector 0 is used for intersector references. Sector 15 base tables were not initialized in BDEBUG.

After the operator verifies the listing, he signals transfer of the subroutine to its permanent location ('Y' response to 'GO?'). He then elects to execute the routine ('X'). The routine is executed and the characters 'AB' printed. The next entry to VDEBUG illustrates execution without subroutine structuring.

Program Execution Command – XDEBUG

The command routine XDEBUG is used to execute instructions contained in the program to be debugged. The sequencing and use of this command are given in figure 13. On entry the first and last address counters are initialized. The first address counter
specifies the first location to be executed. The last address counter is an absolute execu-
tion terminator. Any instruction encountered that violates the area protected in
YDEBUG will also terminate.

Other execution terminators are optionally available to the operator. He can ter-
minate execution when an instruction is encountered that

1. Modifies memory outside a specified override area ("M")
2. Modifies the program counter (jump and call instructions) ("P")
3. Causes the machine overflow latch to be set ("O")

These terminators must be set before each execution command. Any combination of
the preceding can be specified. All terminators are reset whenever execution is ter-
minated and on entry to XDEBUG.

Commands are available within XDEBUG to reset the machine overflow latch ("C")
and to specify a memory override area ("A") used in conjunction with the memory-
modification terminator. With this override area, a memory-modifying instruction can
be executed even through the terminator is set, as long as the effective address of the
instruction falls within the override area. If no override area is desired, a "-" is en-
tered after the "A" command instead of address specification.

Two execution modes are available in XDEBUG:

1. Single-instruction execution
2. Execution to termination

The example illustrates the use of the terminators and execution modes. The first
entry to XDEBUG demonstrates the single-instruction execution mode. Execution is
specified from X1 through X2-7. The listing of the first instruction is then provided for
the operator. It gives the status of the pseudoregisters (AREG = `37200). The KEYS
are displayed with the four most significant bits in binary and the last six bits in octal.
The remaining bits of the KEYS are meaningless. After the listing, the operator indi-
cates single-instruction execution by the "SPACE" character. Execution terminators
cannot be used in the single-instruction execution mode. The first instruction (CRA-
clear AREG) is executed and the listing of the next instruction is provided. In this case
it is a memory reference instruction (STA - store AREG) and therefore the effective ad-
dress is also displayed (`14757). Since indexing or indirect referencing is not speci-
fied in this instruction, the effective address is the same as the direct address. The
contents of the direct address before execution are also provided in the listing (fig. 4).
The single-instruction execution mode is continued until a return to the command struc-
ture is specified ("R").

The second entry to XDEBUG illustrates the use of terminators. Initially, sense
switch 1 is set. Execution from and to statement X1 is specified (i.e., the first and
last address counters are set to X1). After the listing of the first instruction, the oper-
ator elects execution to the first program-counter modifier ("P+1"). This instruction
is encountered at \texttt{14750}. The operator then elects to set the memory override area to be the single location \texttt{YHLD}. He then specifies execution to the first memory modifier ("\texttt{IM+}"). This instruction is encountered at location \texttt{14747}. (Incrementing the index register modifies location 0.) If he then elects to execute the program without optional termination ("\texttt{I+}"), he encounters a protect violation at \texttt{14753}, \texttt{15001}, and \texttt{15002}. If he chooses to ignore these violations, he continues execution until he reaches the location specified by the contents of the last address counter (\texttt{14740}). Sense switch 1 is then reset so that the instruction in location \texttt{14752} (set machine overflow latch) is encountered. Execution to overflow is specified ("\texttt{O+}"). Execution is, therefore, terminated at \texttt{14752} and the next instruction is listed. The operator next resets the machine overflow latch ("\texttt{C+}") and continues execution ("\texttt{I+}") until a protect violation is about to occur. He then returns to the command structure ("\texttt{R+}").

\textbf{Breakpoint Command - SDEBUG}

With the command routine \texttt{SDEBUG} the operator can insert and delete breakpoints in the program to be debugged. Breakpoints identify the occurrence of particular program conditions. The sequencing of this command is given in figure 14. The usage example for this command is discussed in the following section (Return Command - \texttt{RDEBUG}).

The first address counter specifies breakpoint location. The operator then specifies either "\texttt{S}" to set a breakpoint or "\texttt{R}" to restore the original contents of the breakpoint. Five breakpoints can be inserted at any one time. Breakpoint locations and their original contents are stored in parallel address and content buffers contained in \texttt{SDEBUG}.

Inserting a breakpoint replaces the program instruction with a call instruction made to a reentry location in \texttt{SDEBUG}. The original instruction is saved. The call is made by using memory location \texttt{-20} as an intersector reference. Program control is then returned to the command structure. When a breakpoint is encountered and \texttt{SDEBUG} is reentered, all priority interrupts are inhibited, the registers are stored in their pseudolocations, and the operator is advised of the encounter.

\textbf{Return Command - RDEBUG}

The command routine \texttt{RDEBUG} transfers control from the debug program to any other program in the machine. The sequencing and use of this command are given in figure 15.
Returns from the debug program can be made directly or through an initial condition program. On entry the operator specifies the return location by setting the first address counter and the initial-condition routine by setting the last address counter. If the last address counter is not set, no initial-condition routine is executed. The return begins when the address-counter specification is completed.

The usage example illustrates the use of both RDEBUG and SDEBUG. A breakpoint is set at location `14742. The original content of this location is displayed in octal, and control is returned to the command structure. The listing of `14742 shows the call through intersector reference location `20, which replaces the original content. The content of `20 (`25504) is the reentry location in SDEBUG. Command routine RDEBUG is then entered from the command structure, and a direct return from the debug program is specified. In program X1 the breakpoint at `14742 is encountered and indicated to the operator. Control then returns to the command structure. The operator deletes the breakpoint by using SDEBUG, and `14742 is again listed, showing its original contents to be restored. Command routine RDEBUG is again entered, and this time an initial-condition program is specified to be that subroutine programmed in the VDEBUG example. The return location is set to be X1. A call to the initial-condition routine is made ("AB" printed), and control is transferred to location X1.

Transfer Command - TDEBUG

The command routine TDEBUG transfers the contents of a block of memory to another block of memory or to an output device, fills memory from an input device, and verifies all input-output transfers. The sequencing and use of this command are given in figure 16.

On entry the address counters are initialized. These counters specify the first (e.g., XXX·SDAT) and last (XXX·SDAT+4) addresses of the memory block to be transferred or verified. In the example, the first TDEBUG entry illustrates a memory-to-memory transfer. After the memory block and transfer type ("M") are specified, the first location to receive the transfer is specified (`15040). The transfer mask, which is used to delete bits from the transferred memory word, must then be specified (`177777 for no bit modification). Any bit not set to 1 in the mask is deleted. After the transfer mask is specified, the memory transfer is made. The display command is then used to verify the transfer.

The next three entries to TDEBUG demonstrate input-output transfers and verification. In each case the input-output device number must be specified.
CONCLUSIONS

The debug program described herein offers a high level of operator-computer communication to ease the debugging process of complex assembly-language control programs. Information supplied by the computer's assembler and loader and pertinent program information supplied by the operator are used to provide communication in an easily understandable format. Communication is done through the use of identifiable names, flexible addressing, and on-line program assembly capabilities.

Eleven debug commands provide the operator with sufficient options to simplify the execution, analysis, and modification of his program and reduce program turnaround time. The program execution command contains instruction diagnostics to reduce the possibility of program destruction by program errors. Displays are available to help the operator analyze the program and to advise him of his status within the debug program. Program modifications and additions are easily incorporated on line by an extensive debug assembler. The capability to structure subroutines to aid in the debug process is also offered.

Most of the bookkeeping required in the debug process is handled by the debug program. Hard copy of the debug process is easily obtained by using the display routines. Flexibility in input-output device selection offers a versatile means of information transfer.

The command structure of the debug program allows the programmer to insert additional debug commands. The program is compatible with the data-analysis-and-display program INFORM. The ability to selectively incorporate INFORM and debug commands allows the structuring of debug and analysis programs that are tailored to meet the specific needs of the programmer.

Lewis Research Center,
National Aeronautics and Space Administration,
Cleveland, Ohio, November 20, 1978,
505-05.
APPENDIX - DESCRIPTION OF DEBUG PROGRAM

Diagrams illustrating the structure of the DEBUG program and the mechanics of its various routines are presented in this appendix. Certain parts (particularly the on-line assembler) are necessarily peculiar to the HDC-601 computer. Functional statements are used throughout so that the program can be easily adapted to other computers.

The basic input-output routines used for operator command and display are not diagrammed since they are generally straightforward and extremely machine dependent. Other routines contained in INFORM are also omitted except where necessary to the understanding of the debug program. The INFORM routines that are referenced but not diagrammed are

1. TTYR - general-purpose number input
2. TTYR2 - same as TTYR but with the first character prespecified by the program
3. INPT - character input
4. LOAD - general-purpose loader
5. VERIFY - general-purpose verifier
6. PUNCH - general-purpose binary dump routine
7. C$24 - floating-point to double-precision integer conversion

These routines are described in reference 1.

The nomenclature used in the diagrams is as follows:
1. Subroutine names are given in parentheses (e.g., (NAME))
2. Location names are given in brackets (e.g., [CSUB])
3. ASCII characters are given in quotation marks (e.g., "A")
4. ASCII control characters are understored (e.g., A)

The functional statements are boxed. If more than one result can occur from execution of a statement, the results are indicated on linkage lines emanating from the statement box. All program messages are omitted from the functional diagrams for simplicity.

The command structure, given in figure 17, shows the debug command subroutines. Some of the INFORM command subroutines are also shown. See reference 1 for a complete description of INFORM's capabilities. Figures 18 to 28 are functional diagrams of the debug command subroutines. These routines are straightforward and are discussed in detail in the main body of this report. Appendix figures 29 to 39 are functional diagrams of utility routines required to support many of the debug command subroutines.

Figure 29 illustrates the structure of the on-line assembler. It consists of three parts:

1. PTCH is used for location-field entries, to input assembler commands, and to sequence assembler events.
(2) CMDI is used for instruction- and address-field entries.

(3) ASEM is used to form the machine coding (object program) corresponding to the source-field entries.

These assembler routines require the support of additional subroutines: LIST (fig. 30), FNDI (fig. 31), FNDM (fig. 31), GSFR (fig. 32), SBSE (fig. 33), and TRAN (fig. 34).

In CMDI, two special buffers (with 64 locations each) hold the instruction- and address-field entries. If the instruction is a memory-reference instruction, the instruction op-code is stored in the instruction buffer and the positive address is stored in the address buffer. If the address is a location-field number, the second least significant bit (bit 15) of the instruction word is set. If the address is undefined, the least significant bit (bit 16) is set. Shift instructions have the op-code stored in the instruction buffer and the negative shift count stored in the address buffer. This number is always greater than \(^{-177700}(-64)\). All other machine instructions and pseudo-op operands are self-contained within the instruction word. Special codes are used to distinguish these instructions for the assembler and listing programs. These codes are given in table XIII.

Subroutine FNDI contains the instruction mnemonic words and their corresponding op-codes in parallel tables. This routine is used to obtain op-codes from mnemonic specification by CMDI. This routine also returns the instruction type (memory reference, shift, etc.) for address-field determinations.

Subroutine FNDM is the inverse of FNDI. A mnemonic is returned that corresponds to a specified instruction. The instruction type is indicated. This routine is used in the source listing procedure.

When the operator signals completion of source-statement entry, control is transferred to subroutine ASEM for assembly. The address buffer is interrogated to determine the instruction type. If it is a shift instruction \((\text{ADDRESS}<0)\), the shift count is combined with the op-code and stored in the corresponding assembler buffer location. If it is a memory-reference instruction \((\text{ADDRESS} \geq 0)\), intersector referencing is computed by using SBSE and sector base statistics supplied by BDEBUG and modified by TRAN. If external indirect reference generation is required, the instruction counter is incremented and the external address is added to the end of the instruction buffer. The original address is appended by the indirect and index modifier bits as set in the original instruction word and stored in the corresponding assembler buffer location. Address code 8 (table XIII) is stored in the corresponding address buffer location for interrogation by the transfer routine TRAN. The original address buffer location is modified to contain the external address. The index modifier bit of the original instruction word is reset, and the indirect modifier bit is set. The instruction is then reassembled. Memory reference instructions not requiring intersector referencing are combined with the corresponding address buffer word and stored in the assembler buffer.
When assembly is completed, PTCH lists the source program by using the LIST subroutine, as well as listing all intersector reference requirements for operator verification. Verification is indicated in TRAN. If the operator is satisfied, he signals for program transfer from the assembler buffer to permanent storage. Routine TRAN does the transfer and also modifies external addresses (COD8) as required for intersector referencing. TRAN modifies the sector base statistics (see section Sector Base Statistics Command - BDEBUG) to reflect the addition of intersector references.

With the scaling routine GSFR the operator can designate scale factors to be assigned to input or output data. This routine is used for assembler decimal data entry and also in the PDEBUG command routine.

Figures 35 to 40 illustrate the debug address and name specification and handling routines. Addressing is used to specify operands for the debug commands and to satisfy the address requirements of the debug assembler.

Subroutine CMMP (fig. 35) is used for command operand specification. It initializes the first and last address counters with addresses obtained through GETN (described below). If only a single operand is specified, the address counters are set the same. Operator errors leave the address counters unaffected, and an error return from CMMP is made. Correct operand specification causes the current program indicator to be computed through CSET (fig. 36).

In subroutine CSET, the contents of the first address counter are compared with the relocation base of the various address tables. The maximum base value that is less than the contents of the first address counter is determined, and the address of the corresponding primary-name table is stored in a location reserved for the current program indicator.

Subroutines GETN and ADRS (fig. 37) initialize the address specification subroutine GETA. Subroutine GETN specifies the debug name table; subroutine ADRS specifies the INFORM name table and prohibits address indexing and the special assembler address formats. Subroutine CMCK (fig. 37) flags special assembler address formats as errors when warranted.

Subroutine GETA (fig. 38) is a general-purpose operator address specification routine. It is used for all addressing in both INFORM and the debug program. Initialization and entry must be made through GETN or ADRS. Certain implicit initializations are also required. The operator is allowed to reference a special external-bias address set through an INFORM command. Referencing of this address is allowed only after the address stringing delimiters (see below). The first address counter is used by address displacement delimiters (see below) as the reference address. It is generally set when specifying command operands in CMMP but may also be set in the ADEBUG, PDEBUG, and XDEBUG command routines (see the section DEBUG COMMANDS).
On entry to GETA, a versatile address input format is available to the operator through the use of address delimiters and postaddress delimiters. The NAME subroutine (fig. 39) specifies either a name or an address delimiter. If a name is entered, the name table specified by GETN or ADRS is searched. If the name is found, the corresponding address is determined. The termination character of the name entry specifies the postaddress delimiter.

Subroutine NAME is used for operator name specification. The primary and secondary name words are formed and made common to other routines. Any character other than an alphanumeric, a delimiter, will terminate the name entry. The terminating character is tested to insure proper name entry in the calling routines. If no name is entered, the name words are filled with "SPACE" characters, and the delimiter entered is treated as a command by the calling routines. This subroutine is used to input most INFORM and debug names.

Subroutine NFIN (fig. 40) locates a name assigned to a specified address. All name tables are searched. If the address is located, the corresponding name words are returned. If the address cannot be located, NFIN returns name words filled with "SPACE" characters.

Subroutine FIND (fig. 40) obtains the displacement of a specified name from the start of a name table. On entry the table to be searched and the displacement between the primary and secondary name tables must be specified (since FIND can interrogate INFORM tables also). An error exit is used if the name cannot be found. The displacement is used by the calling routine to determine the address assigned to the name.
REFERENCES


### Table I. - Allowable Address Delimiters

<table>
<thead>
<tr>
<th>Address delimiter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>APOSTROPHE</td>
<td>Indicates that absolute octal entry follows</td>
</tr>
<tr>
<td>*</td>
<td>Specifies first address counter as entry</td>
</tr>
<tr>
<td>/</td>
<td>Indicates that relative octal entry follows</td>
</tr>
<tr>
<td>SPACE</td>
<td>Specifies first address counter plus 1 as entry</td>
</tr>
<tr>
<td>$</td>
<td>Indicates that an undefined assembler address follows</td>
</tr>
<tr>
<td>:</td>
<td>Indicates that a defined assembler address follows</td>
</tr>
</tbody>
</table>

### Table II. - Allowable Postaddress Delimiters

<table>
<thead>
<tr>
<th>Postaddress delimiter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>+</td>
<td>Indicates address addition</td>
</tr>
<tr>
<td>-</td>
<td>Indicates address subtraction</td>
</tr>
<tr>
<td>,</td>
<td>Assembler address indexing (must be followed by SPACE)</td>
</tr>
<tr>
<td>SPACE</td>
<td>Signals completion of address entry</td>
</tr>
<tr>
<td>.</td>
<td>Specifies a unique name</td>
</tr>
</tbody>
</table>

### Table III. - Allowable Assembler Location-Field Entries

<table>
<thead>
<tr>
<th>Location-field entry</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>n</td>
<td>Indicates location of following instruction in operators program (n = decimal integer, $0 \leq n \leq 63$)</td>
</tr>
<tr>
<td>$n</td>
<td>Indicates that following location defines undefined address, $$n$ (n = decimal integer, $0 \leq n \leq 63$)</td>
</tr>
<tr>
<td>\</td>
<td>Indicates completion of operator's instruction entries</td>
</tr>
<tr>
<td>M</td>
<td>Allows operator to view and modify the location counter</td>
</tr>
<tr>
<td>R</td>
<td>Returns to INFORM/debug command structure</td>
</tr>
</tbody>
</table>
TABLE VI. - ALLOWABLE SCALE-FACTOR ENTRIES

<table>
<thead>
<tr>
<th>Scale-factor entry</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>E.U./M.U.</td>
<td>Directly specifies ratio of engineering unit (E.U.) to machine unit (M.U.)</td>
</tr>
<tr>
<td>NAME</td>
<td>Specifies scale factor assigned to a name in INFORM table</td>
</tr>
<tr>
<td>V</td>
<td>Specifies voltage scaling (10 volts/32 000 M.U.)</td>
</tr>
<tr>
<td>*</td>
<td>Defaults to last entered scale factor</td>
</tr>
<tr>
<td>B(mn)</td>
<td>Specifies binary scaling, where (mn) represents any + or - integer. (2^{mn}) E.U./32 768 M.U.</td>
</tr>
</tbody>
</table>

TABLE V. - ALLOWABLE PSEUDO-OPERATION

**MNEMONICS**

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Address-field entry</th>
</tr>
</thead>
<tbody>
<tr>
<td>OCT</td>
<td>Octal integer data</td>
</tr>
<tr>
<td>DEC</td>
<td>Decimal integer data</td>
</tr>
<tr>
<td>FPC</td>
<td>Decimal floating-point data</td>
</tr>
<tr>
<td>BCI</td>
<td>ASCII data</td>
</tr>
<tr>
<td>DPC</td>
<td>Decimal double-precision integer data</td>
</tr>
<tr>
<td>DAC</td>
<td>Direct-address constant</td>
</tr>
<tr>
<td>BSS</td>
<td>Block-storage reservation</td>
</tr>
<tr>
<td>BSZ</td>
<td>Block-zero storage reservation</td>
</tr>
</tbody>
</table>

TABLE IV. - ALLOWABLE ASSEMBLER INSTRUCTION-FIELD ENTRIES

<table>
<thead>
<tr>
<th>Instruction-field entry</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>APOSTROPHE</td>
<td>Indicates entry of an instruction or datum coded in octal (The OCT pseudo-operation may also be used for octal data entry.)</td>
</tr>
<tr>
<td>XXX</td>
<td>Instruction mnemonic (where XXX is any machine instruction mnemonic)</td>
</tr>
<tr>
<td>YYY</td>
<td>Pseudo-operation mnemonic (where YYY is any pseudo-operation defined in table VIII)</td>
</tr>
<tr>
<td>*</td>
<td>Specifies indirect addressing (also signals completion of instruction-field entry)</td>
</tr>
<tr>
<td>SPACE</td>
<td>Signals completion of instruction-field entry</td>
</tr>
</tbody>
</table>
### TABLE VII. - DEBUG COMMAND ROUTINES

<table>
<thead>
<tr>
<th>Routine</th>
<th>Entry command</th>
<th>Figure</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>YDEBUG</td>
<td>Y</td>
<td>18</td>
<td>Initializes debug and INFORM programs</td>
</tr>
<tr>
<td>UDEBUG</td>
<td>U</td>
<td>19</td>
<td>Assigns debug source names and addresses</td>
</tr>
<tr>
<td>BDEBUG</td>
<td>B</td>
<td>20</td>
<td>Initializes sector base statistics</td>
</tr>
<tr>
<td>PDEBUG</td>
<td>P</td>
<td>21</td>
<td>Displays memory or register</td>
</tr>
<tr>
<td>CDEBUG</td>
<td>C</td>
<td>22</td>
<td>Modifies program or pseudoregister</td>
</tr>
<tr>
<td>ADEBUG</td>
<td>A</td>
<td>23</td>
<td>Inserts additional statements into program</td>
</tr>
<tr>
<td>VDEBUG</td>
<td>V</td>
<td>24</td>
<td>Specifies and executes subroutine</td>
</tr>
<tr>
<td>XDEBUG</td>
<td>X</td>
<td>25</td>
<td>Executes program</td>
</tr>
<tr>
<td>SDEBUG</td>
<td>S</td>
<td>26</td>
<td>Inserts or deletes breakpoint</td>
</tr>
<tr>
<td>RDEBUG</td>
<td>R</td>
<td>27</td>
<td>Returns to program</td>
</tr>
<tr>
<td>TDEBUG</td>
<td>T</td>
<td>28</td>
<td>Transfers memory from block to block</td>
</tr>
</tbody>
</table>

*aUnderscoring denotes ASCII control character.

### TABLE VIII. - DEBUG ERROR MESSAGES

<table>
<thead>
<tr>
<th>Error message</th>
<th>Meaning</th>
<th>Program control transfer</th>
</tr>
</thead>
<tbody>
<tr>
<td>?</td>
<td>Nonrecoverable error</td>
<td>Command structure</td>
</tr>
<tr>
<td>X?</td>
<td>Execution command error</td>
<td>XDEBUG command input and decoder</td>
</tr>
<tr>
<td>NOT EX</td>
<td>Nonexecutable instruction encountered in XDEBUG</td>
<td>Command structure</td>
</tr>
<tr>
<td>CSET</td>
<td>Last instruction executed in XDEBUG caused overflow latch to be set</td>
<td>None</td>
</tr>
<tr>
<td>PV</td>
<td>Execution of following instruction will cause protect violation</td>
<td>None</td>
</tr>
<tr>
<td>OVFLOM</td>
<td>Overflow of debug name tables using UDEBUG</td>
<td>Command structure</td>
</tr>
<tr>
<td>OVFLOP</td>
<td>Overflow of program addition area using ADEBUG</td>
<td>Debug assembler's reentry location</td>
</tr>
<tr>
<td>FORMAT</td>
<td>Assembler format error</td>
<td>None</td>
</tr>
<tr>
<td>NO $ REF</td>
<td>Operator tried to define a nonexistent undefined address reference</td>
<td>Command structure</td>
</tr>
<tr>
<td>$n</td>
<td>Operator failed to define undefined address reference $n</td>
<td>None</td>
</tr>
<tr>
<td>OVFLOM</td>
<td>Overflow of assembler's buffer or instrument buffer (64 locations)</td>
<td>Command structure</td>
</tr>
<tr>
<td>OVFLOB</td>
<td>No intersector reference locations are available</td>
<td>None</td>
</tr>
<tr>
<td>SPOF</td>
<td>Single-precision overflow</td>
<td>Command structure</td>
</tr>
<tr>
<td>$N</td>
<td>Name specification error</td>
<td>Start of NAME</td>
</tr>
<tr>
<td>OVFLOA</td>
<td>Specified address is negative</td>
<td>Command structure</td>
</tr>
<tr>
<td>IDR&gt;32</td>
<td>Indefinite indirect chain encountered in XDEBUG</td>
<td>None</td>
</tr>
<tr>
<td>S?</td>
<td>SDEBUG error</td>
<td>Command structure</td>
</tr>
</tbody>
</table>
### TABLE IX. - SEQUENCING FOR ADDRESS-FIELD SPECIFICATION

<table>
<thead>
<tr>
<th>Step</th>
<th>Enter</th>
<th>Terminate</th>
<th>Response</th>
<th>Go to step</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1a</td>
<td>(Name)</td>
<td>None</td>
<td>None</td>
<td>1</td>
<td>Temporarily specifies name table that contains entry</td>
</tr>
<tr>
<td>1b</td>
<td>(Name)</td>
<td>None</td>
<td></td>
<td>2</td>
<td>Specifies name in specified name table</td>
</tr>
<tr>
<td>1c</td>
<td>(Octal)</td>
<td>SPACE</td>
<td></td>
<td></td>
<td>Specifies absolute octal address</td>
</tr>
<tr>
<td>1d</td>
<td>/ (Octal)</td>
<td>SPACE</td>
<td></td>
<td></td>
<td>Specifies relative octal address</td>
</tr>
<tr>
<td>1e</td>
<td>*</td>
<td>SPACE</td>
<td></td>
<td></td>
<td>Specifies first address counter as address</td>
</tr>
<tr>
<td>1f</td>
<td>SPACE</td>
<td>SPACE</td>
<td></td>
<td>Exit</td>
<td>Specifies first address counter plus 1 as address</td>
</tr>
<tr>
<td>2a</td>
<td>SPACE</td>
<td>SPACE</td>
<td></td>
<td>Exit</td>
<td>Terminates address entry; returns to calling program</td>
</tr>
<tr>
<td>2b</td>
<td>SPACE</td>
<td>SPACE</td>
<td></td>
<td>Exit</td>
<td>Indicates address addition</td>
</tr>
<tr>
<td>2c</td>
<td>SPACE</td>
<td>SPACE</td>
<td></td>
<td>Exit</td>
<td>Indicates address subtraction</td>
</tr>
<tr>
<td>2d</td>
<td>SPACE</td>
<td>SPACE</td>
<td></td>
<td>Exit</td>
<td>Specifies address indexing</td>
</tr>
</tbody>
</table>

### TABLE X. - SEQUENCING FOR SCALE-FACTOR SPECIFICATION

<table>
<thead>
<tr>
<th>Step</th>
<th>Enter</th>
<th>Terminate</th>
<th>Response</th>
<th>Go to step</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1a</td>
<td>SPACE</td>
<td>SPACE</td>
<td></td>
<td>SF=</td>
<td>Advises operator of scale-factor entry requirement</td>
</tr>
<tr>
<td>1b</td>
<td>SPACE</td>
<td>SPACE</td>
<td></td>
<td>Exit</td>
<td>Specifies engineering units (numerator)</td>
</tr>
<tr>
<td>1c</td>
<td>SPACE</td>
<td>SPACE</td>
<td></td>
<td>Exit</td>
<td>Specifies last scale-factor entry as scale factor</td>
</tr>
<tr>
<td>1d</td>
<td>SPACE</td>
<td>SPACE</td>
<td></td>
<td>Exit</td>
<td>Specifies 10 volts/32 000 machine units as scale factor</td>
</tr>
<tr>
<td>1e</td>
<td>SPACE</td>
<td>SPACE</td>
<td></td>
<td>Exit</td>
<td>Indicates use of INFORM name for specification</td>
</tr>
<tr>
<td>2</td>
<td>SPACE</td>
<td>SPACE</td>
<td></td>
<td>Exit</td>
<td>Specifies 2&lt;sup&gt;mn&lt;/sup&gt;/32 768 as scale factor</td>
</tr>
<tr>
<td>3</td>
<td>SPACE</td>
<td>SPACE</td>
<td></td>
<td>Exit</td>
<td>Uses scale factor specified for INFORM name</td>
</tr>
</tbody>
</table>
TABLE XI. - SEQUENCING FOR ON-LINE ASSEMBLER

<table>
<thead>
<tr>
<th>Step</th>
<th>Enter</th>
<th>Terminate</th>
<th>Response</th>
<th>Go to step</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1a</td>
<td>R</td>
<td>None</td>
<td>None</td>
<td>Return</td>
<td>Terminates command and return to command structure</td>
</tr>
<tr>
<td>1b</td>
<td>\</td>
<td>None</td>
<td>Listing</td>
<td>Exit</td>
<td>Indicates end of entries. Returns to calling program</td>
</tr>
<tr>
<td>1c</td>
<td>M</td>
<td>None</td>
<td>Output</td>
<td>2</td>
<td>Advises operator of location count and permit change</td>
</tr>
<tr>
<td>1d</td>
<td>$(Decimal)</td>
<td>SPACE</td>
<td>Spaces</td>
<td>3</td>
<td>Specifies location-field entry number</td>
</tr>
<tr>
<td>1e</td>
<td>$(Decimal)</td>
<td>SPACE</td>
<td>CRLF</td>
<td>1</td>
<td>Specifies undefined address definition</td>
</tr>
<tr>
<td>2a</td>
<td>,</td>
<td>None</td>
<td></td>
<td></td>
<td>Indicates no change in location count</td>
</tr>
<tr>
<td>2b</td>
<td>(Decimal)</td>
<td>SPACE</td>
<td></td>
<td></td>
<td>Specifies location count</td>
</tr>
<tr>
<td>3a</td>
<td>(Octal)</td>
<td>SPACE</td>
<td></td>
<td></td>
<td>Octal data and instruction entry</td>
</tr>
<tr>
<td>3b</td>
<td>(Mnemonic)</td>
<td>SPACE</td>
<td>Spaces</td>
<td>4</td>
<td>Mnemonic entry requiring address</td>
</tr>
<tr>
<td>3c</td>
<td>+</td>
<td>Spaces</td>
<td>Spaces</td>
<td>4</td>
<td>Mnemonic entry requiring indirect address</td>
</tr>
<tr>
<td>3d</td>
<td>SPACE</td>
<td>Spaces</td>
<td></td>
<td>5</td>
<td>Mnemonic entry requiring operand</td>
</tr>
<tr>
<td>3e</td>
<td>SPACE</td>
<td>CRLF</td>
<td></td>
<td>1</td>
<td>Mnemonic entry not requiring address or operand</td>
</tr>
<tr>
<td>4a</td>
<td>Address</td>
<td>SPACE</td>
<td>CRLF</td>
<td></td>
<td>Specifies address</td>
</tr>
<tr>
<td>4b</td>
<td>Address</td>
<td>,</td>
<td>1 CRLF</td>
<td></td>
<td>Specifies address with indexing</td>
</tr>
<tr>
<td>4c</td>
<td>(Decimal)</td>
<td>SPACE</td>
<td>CRLF</td>
<td></td>
<td>Specifies location number as address</td>
</tr>
<tr>
<td>4d</td>
<td>(Decimal)</td>
<td>,</td>
<td>1 CRLF</td>
<td></td>
<td>Specifies location number as address with indexing</td>
</tr>
<tr>
<td>4e</td>
<td>$(Decimal)</td>
<td>SPACE</td>
<td>CRLF</td>
<td></td>
<td>Specifies undefined address</td>
</tr>
<tr>
<td>4f</td>
<td>$(Decimal)</td>
<td>,</td>
<td>1 CRLF</td>
<td></td>
<td>Specifies undefined address with indexing</td>
</tr>
<tr>
<td>5a</td>
<td>(Number)</td>
<td>SPACE</td>
<td>CRLF</td>
<td></td>
<td>Specifies operand</td>
</tr>
<tr>
<td>5b</td>
<td>(Number)</td>
<td>/</td>
<td>SF=</td>
<td></td>
<td>Specifies sealed operand (used with decimal-entry pseudo-operations only)</td>
</tr>
</tbody>
</table>

TABLE XII. - FORMAT NUMBERS FOR DISPLAY COMMAND

<table>
<thead>
<tr>
<th>Format number</th>
<th>Display type</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Six-digit octal</td>
</tr>
<tr>
<td>1</td>
<td>Decimal integer</td>
</tr>
<tr>
<td>2</td>
<td>Decimal floating point</td>
</tr>
<tr>
<td>3</td>
<td>ASCII</td>
</tr>
<tr>
<td>4</td>
<td>Double-precision decimal integer</td>
</tr>
<tr>
<td>5</td>
<td>Direct-address constant</td>
</tr>
<tr>
<td>6</td>
<td>Block storage (displays number of successive zero locations)</td>
</tr>
<tr>
<td>7</td>
<td>Effective-address contents (print mode)</td>
</tr>
<tr>
<td>8</td>
<td>Machine instruction (list mode)</td>
</tr>
<tr>
<td>9</td>
<td>Scaled floating-point decimal (see section Scaling and table X)</td>
</tr>
</tbody>
</table>

aAvailable for memory display only.
<table>
<thead>
<tr>
<th>Code</th>
<th>Octal value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>177000</td>
<td>Specifies octal integer data</td>
</tr>
<tr>
<td>1</td>
<td>177001</td>
<td>Specifies decimal integer data</td>
</tr>
<tr>
<td>2</td>
<td>177002</td>
<td>Specified decimal floating-point data</td>
</tr>
<tr>
<td>3</td>
<td>177003</td>
<td>Specified ASCII data</td>
</tr>
<tr>
<td>4</td>
<td>177004</td>
<td>Specifies double-precision integer data</td>
</tr>
<tr>
<td>5</td>
<td>177005</td>
<td>Specifies direct-address constant</td>
</tr>
<tr>
<td>6</td>
<td>177006</td>
<td>Specifies block-storage reservation</td>
</tr>
<tr>
<td>7</td>
<td>177007</td>
<td>Specifies nonmemory reference instructions</td>
</tr>
<tr>
<td>8</td>
<td>177010</td>
<td>Specifies external address constants required</td>
</tr>
<tr>
<td></td>
<td></td>
<td>by assembler for intersector referencing</td>
</tr>
</tbody>
</table>
Enter INFORMdebug program

Operator command/name specification

Name entered

Has name been defined?

Operator enters associated address

Operator enters associated scale factor

Store name and statistics in memory area reserved for INFORM names

Use specified name as prespecified INFORM command operand

INFORM command entered

Check INFORM command list and execute corresponding INFORM command routine (ref. 1)

Debug command entered

Check debug command list and execute corresponding debug command routine

Did operator enter an ASCII control character?

No

Yes

Figure 1. - Functional diagram of command structure.

Figure 2. - Character packing for name words.
Figure 3. - Format of debug name and address tables.

Figure 4. - Source listing format for memory reference instructions.
<table>
<thead>
<tr>
<th>Octal location</th>
<th>Location contents</th>
<th>Location name</th>
<th>Instruction field</th>
<th>Address field</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>14735</td>
<td>025000</td>
<td></td>
<td></td>
<td></td>
<td>1st location used for intersector reference</td>
</tr>
<tr>
<td>14736</td>
<td>000000</td>
<td></td>
<td></td>
<td></td>
<td>1st location available for intersector reference</td>
</tr>
<tr>
<td>14737</td>
<td>000000</td>
<td></td>
<td></td>
<td></td>
<td>Last location available for intersector reference</td>
</tr>
<tr>
<td>14740</td>
<td>140040</td>
<td>X1</td>
<td>CRA</td>
<td></td>
<td>Program start. Clear A register.</td>
</tr>
<tr>
<td>14741</td>
<td>011757</td>
<td>STA</td>
<td>YHLD</td>
<td></td>
<td>Store A register in 14757</td>
</tr>
<tr>
<td>14742</td>
<td>073760</td>
<td>LDY</td>
<td>M5</td>
<td></td>
<td>Load X register with -5</td>
</tr>
<tr>
<td>14743</td>
<td>105761</td>
<td>LDA*</td>
<td>YDAC</td>
<td></td>
<td>Load A register indirect from 14761</td>
</tr>
<tr>
<td>14744</td>
<td>023757</td>
<td>CAS</td>
<td>YHLD</td>
<td></td>
<td>Compare A register to YHLD</td>
</tr>
<tr>
<td>14745</td>
<td>011757</td>
<td>STA</td>
<td>YHLD</td>
<td></td>
<td>Here if &gt; YHLD, store A register in YHLD</td>
</tr>
<tr>
<td>14746</td>
<td>101000</td>
<td>NOP</td>
<td></td>
<td></td>
<td>Here if = YHLD, no operation</td>
</tr>
<tr>
<td>14747</td>
<td>024000</td>
<td>IRS</td>
<td>0</td>
<td></td>
<td>Here if &lt; YHLD, increment X register. Skip if zero</td>
</tr>
<tr>
<td>14750</td>
<td>003743</td>
<td>JMP</td>
<td>*-5</td>
<td></td>
<td>Jump to 14743</td>
</tr>
<tr>
<td>14751</td>
<td>101020</td>
<td>SS1</td>
<td></td>
<td></td>
<td>Skip if sense switch 1 set</td>
</tr>
<tr>
<td>14752</td>
<td>140600</td>
<td>SSB</td>
<td></td>
<td></td>
<td>Set overflow latch</td>
</tr>
<tr>
<td>14753</td>
<td>121235</td>
<td>CALL</td>
<td>YYY</td>
<td></td>
<td>Call program YYY through indirect reference</td>
</tr>
<tr>
<td>14754</td>
<td>014757</td>
<td>DAC</td>
<td>YHLD</td>
<td></td>
<td>Direct address constant</td>
</tr>
<tr>
<td>14755</td>
<td>154776</td>
<td>DAC*</td>
<td>YHLD, 1</td>
<td></td>
<td>Direct address constant, indexed, indirect</td>
</tr>
<tr>
<td>14756</td>
<td>003740</td>
<td>JMP</td>
<td>X1</td>
<td></td>
<td>Jump to 14740</td>
</tr>
<tr>
<td>14757</td>
<td>000000</td>
<td>YHLD</td>
<td>BSZ</td>
<td>1</td>
<td>One location reserved for YHLD</td>
</tr>
<tr>
<td>14760</td>
<td>177773</td>
<td>M5</td>
<td>DEC</td>
<td>-5</td>
<td>Decimal integer</td>
</tr>
<tr>
<td>14761</td>
<td>054775</td>
<td>YDAC</td>
<td>DAC</td>
<td></td>
<td>Direct address constant, indexed</td>
</tr>
<tr>
<td>14762</td>
<td>140702</td>
<td>ABAT</td>
<td>BC1</td>
<td>2, ABC</td>
<td>ASCII data</td>
</tr>
<tr>
<td>14763</td>
<td>141640</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>14764</td>
<td>037346</td>
<td>FDAT</td>
<td>DEC</td>
<td>0, 1</td>
<td>Floating point</td>
</tr>
<tr>
<td>14765</td>
<td>063446</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>14766</td>
<td>000000</td>
<td>DDAT</td>
<td>DPC</td>
<td>4</td>
<td>Double precision</td>
</tr>
<tr>
<td>14767</td>
<td>000004</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>14770</td>
<td>000000</td>
<td>SDAT</td>
<td>BSZ</td>
<td>5</td>
<td>Five locations reserved for SDAT</td>
</tr>
<tr>
<td>14771</td>
<td>000000</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>14772</td>
<td>000000</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>14774</td>
<td>000000</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>14775</td>
<td>177777</td>
<td>EDAT</td>
<td>OCT</td>
<td>177777</td>
<td>Octal integer</td>
</tr>
<tr>
<td>14776</td>
<td>000000</td>
<td>XHLB</td>
<td>BSZ</td>
<td>1</td>
<td>One location reserved for XHLB</td>
</tr>
<tr>
<td>15000</td>
<td>000000</td>
<td>Y1</td>
<td>BSZ</td>
<td>1</td>
<td>Start of program YYY</td>
</tr>
<tr>
<td>15001</td>
<td>025000</td>
<td>IRS</td>
<td>Y1</td>
<td></td>
<td>Increment Y1 (return address)</td>
</tr>
<tr>
<td>15002</td>
<td>025000</td>
<td>IRS</td>
<td>Y1</td>
<td></td>
<td>Again</td>
</tr>
<tr>
<td>15003</td>
<td>103000</td>
<td>Y2</td>
<td>JMP*</td>
<td>Y1</td>
<td>Return to calling program</td>
</tr>
</tbody>
</table>

Figure 5. - Example program for debug illustrations.
<table>
<thead>
<tr>
<th>Step</th>
<th>Enter</th>
<th>Terminate</th>
<th>Response</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>U</td>
<td></td>
<td>Response</td>
<td>Go to step</td>
</tr>
<tr>
<td>2a</td>
<td>T</td>
<td>SPACE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2b</td>
<td>D</td>
<td>SPACE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2c</td>
<td>P</td>
<td>SPACE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>Octal</td>
<td>SPACE</td>
<td>NUMBER</td>
<td>Enter YDEBUG from command structure</td>
</tr>
<tr>
<td>4</td>
<td></td>
<td></td>
<td>Display</td>
<td>Indicates INFORM initialization</td>
</tr>
<tr>
<td>5</td>
<td></td>
<td></td>
<td>NUMBER</td>
<td>Indicates debug initialization</td>
</tr>
<tr>
<td>6</td>
<td></td>
<td></td>
<td>Display</td>
<td>Indicates protect-area initialization</td>
</tr>
<tr>
<td>7a</td>
<td>#</td>
<td>SPACE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7b</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>Octal</td>
<td>SPACE</td>
<td>Display</td>
<td>Specifies start address of INFORM name tables</td>
</tr>
<tr>
<td>9a</td>
<td>Octal</td>
<td>SPACE</td>
<td>Display</td>
<td>Specifies maximum number of INFORM names</td>
</tr>
<tr>
<td>9b</td>
<td>#</td>
<td></td>
<td>Display</td>
<td>Specifies start address of program addition area</td>
</tr>
<tr>
<td>10</td>
<td>Octal</td>
<td>SPACE</td>
<td>Display</td>
<td>Specifies start address of assembler buffer</td>
</tr>
</tbody>
</table>

(a) Sequencing.

(b) Example.

Figure 6. - Sequencing and use of YDEBUG command routine.

<table>
<thead>
<tr>
<th>Step</th>
<th>Enter</th>
<th>Terminate</th>
<th>Response</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>U</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>Octal</td>
<td>SPACE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3a</td>
<td>Name</td>
<td>SPACE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3b</td>
<td>:</td>
<td>SPACE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3c</td>
<td>*Comment</td>
<td>SPACE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4a</td>
<td>W</td>
<td>SPACE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4b</td>
<td>Zero</td>
<td>SPACE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5a</td>
<td>Octal</td>
<td>SPACE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5b</td>
<td>#</td>
<td>SPACE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5c</td>
<td>A</td>
<td>SPACE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td></td>
<td>CARRIAGE RETURN</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(a) Sequencing.

(b) Example.

Figure 7. - Sequencing and use of UDEBUG command routine.
<table>
<thead>
<tr>
<th>Step</th>
<th>Enter</th>
<th>Terminate</th>
<th>Response</th>
<th>Go to step</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1a</td>
<td>B</td>
<td>-----</td>
<td>B</td>
<td>2</td>
<td>Enters BDEBUG from command structure</td>
</tr>
<tr>
<td>2a</td>
<td>R</td>
<td>-----</td>
<td></td>
<td>2</td>
<td>Enters BDEBUG from command structure</td>
</tr>
<tr>
<td>2b</td>
<td>Octal</td>
<td>SPACE</td>
<td></td>
<td>3</td>
<td>Terminates entries</td>
</tr>
<tr>
<td>3a</td>
<td>R</td>
<td>SPACE</td>
<td></td>
<td>4</td>
<td>Terminates entries</td>
</tr>
<tr>
<td>3b</td>
<td>Octal</td>
<td>SPACE</td>
<td></td>
<td>5</td>
<td>Terminates entries</td>
</tr>
<tr>
<td>4a</td>
<td>R</td>
<td>SPACE</td>
<td></td>
<td></td>
<td>Specifies first location used for intersector reference</td>
</tr>
<tr>
<td>4b</td>
<td>Octal</td>
<td>SPACE</td>
<td></td>
<td></td>
<td>Specifies first location available for intersector reference</td>
</tr>
<tr>
<td>5a</td>
<td>R</td>
<td>SPACE</td>
<td></td>
<td></td>
<td>Specifies last location available for intersector reference</td>
</tr>
<tr>
<td>5b</td>
<td>Octal</td>
<td>SPACE</td>
<td></td>
<td></td>
<td>Specifies last location available for intersector reference</td>
</tr>
</tbody>
</table>

(a) Sequencing.

(b) Example.

Figure 8. - Sequencing and use of BDEBUG command routine.
<table>
<thead>
<tr>
<th>Step</th>
<th>Enter</th>
<th>Terminate</th>
<th>Response</th>
<th>Go to step</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>P</td>
<td>-----</td>
<td>P;</td>
<td>2</td>
<td>Enters PDEBUG from command structure</td>
</tr>
<tr>
<td>2a</td>
<td>IA</td>
<td>-----</td>
<td>i;</td>
<td>5</td>
<td>Specifies display of pseudo A register</td>
</tr>
<tr>
<td>2b</td>
<td>iB</td>
<td>-----</td>
<td>i;</td>
<td></td>
<td>Specifies display of pseudo B register</td>
</tr>
<tr>
<td>2c</td>
<td>IX</td>
<td>-----</td>
<td>i;</td>
<td></td>
<td>Specifies display of pseudo X register</td>
</tr>
<tr>
<td>2d</td>
<td>IK</td>
<td>-----</td>
<td>i;</td>
<td></td>
<td>Specifies display of pseudo K register</td>
</tr>
<tr>
<td>3a</td>
<td>Address³</td>
<td>SPACE</td>
<td>-----</td>
<td>3</td>
<td>Specifies first address of memory to be displayed</td>
</tr>
<tr>
<td>3b</td>
<td>Address³</td>
<td>-----</td>
<td>.</td>
<td>4</td>
<td>Indicates single display</td>
</tr>
<tr>
<td>4</td>
<td>Address³</td>
<td>SPACE</td>
<td>.</td>
<td>5</td>
<td>Indicates multiple display</td>
</tr>
<tr>
<td>5</td>
<td>Decimal³</td>
<td>SPACE</td>
<td>-----</td>
<td>6</td>
<td>Specifies last address of memory to be displayed</td>
</tr>
<tr>
<td>6a</td>
<td>SPACE</td>
<td>Display</td>
<td>Return</td>
<td></td>
<td>Specifies display format</td>
</tr>
<tr>
<td>6b</td>
<td>CARRIAGE</td>
<td>Display</td>
<td>Return</td>
<td>Display</td>
<td>Displays specified entry in print mode</td>
</tr>
<tr>
<td>6c</td>
<td>RETURN⁴</td>
<td>Display</td>
<td>Return</td>
<td>Display</td>
<td>Displays specified entry in list mode</td>
</tr>
</tbody>
</table>

³See table IX.
⁴See tables X and XII.
⁵Not allowed for register display.

(a) Sequencing,

(b) Example.

Figure 9. - Sequencing and use of PDEBUG command routine.
of number densities shown, the floating potential profiles were probably geometrically similar over this range.

Figure 29 shows similar data for the same electrode but with negative polarity. Because both the ion saturation current and the electrode current were linearly proportional to the average electron number density, the density profiles were probably geometrically similar over the range of number densities shown. The particle confinement time was almost independent of average number density over more than a factor-of-50 variation in these quantities, and the floating potential varied relatively little over the same range. The radial profiles of the floating potential were probably geometrically similar over the range of number densities shown.

![Figure 29](image.png)

Figure 29. - Parametric variation of particle confinement time, floating potential, electrode current, and ion saturation voltage (relative ion number density) as functions of average electron number density - run series AJU (table IV).
<table>
<thead>
<tr>
<th>Step</th>
<th>Enter</th>
<th>Terminate</th>
<th>Response</th>
<th>Go to step</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>A</td>
<td>SPACE</td>
<td>A:</td>
<td>2</td>
<td>Enters ADEBUG from command structure</td>
</tr>
<tr>
<td>2</td>
<td>Address</td>
<td>SPACE</td>
<td>3</td>
<td>Return</td>
<td>Specifies address of program addition</td>
</tr>
<tr>
<td>3</td>
<td>Source</td>
<td>Listing</td>
<td>4</td>
<td></td>
<td>Enters assembler for addition specification</td>
</tr>
<tr>
<td>4a</td>
<td>Y</td>
<td></td>
<td></td>
<td></td>
<td>Inserts addition into program</td>
</tr>
<tr>
<td>4b</td>
<td>N</td>
<td></td>
<td></td>
<td></td>
<td>Reenters assembler for changes</td>
</tr>
</tbody>
</table>

\(a\) See table IX.
\(b\) See table XI.

(a) Sequencing,

```
 0    L, A YYY, YJ  
 1    STA YYY, YJ+1  
 2    J, 1+1  
```

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>16436</td>
<td>10343  L, A</td>
</tr>
<tr>
<td>16439</td>
<td>10443  J, 7</td>
</tr>
<tr>
<td>16441</td>
<td>01544</td>
</tr>
<tr>
<td>16443</td>
<td>01644</td>
</tr>
<tr>
<td>14736</td>
<td>01644</td>
</tr>
</tbody>
</table>

(b) Example.

Figure 11. - Sequencing and use of ADEBUG command routine.
<table>
<thead>
<tr>
<th>Step</th>
<th>Enter</th>
<th>Terminate</th>
<th>Response</th>
<th>Go to step-</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>V</td>
<td>----</td>
<td>V; IXR?</td>
<td>2</td>
<td>Enters VDEBUG from command structure</td>
</tr>
<tr>
<td>2</td>
<td>Address&lt;sup&gt;a&lt;/sup&gt;</td>
<td>SPACE</td>
<td>--------</td>
<td>3</td>
<td>Specifies subroutine address</td>
</tr>
<tr>
<td>3a</td>
<td>I</td>
<td>----</td>
<td>--------</td>
<td>4</td>
<td>Specifies that subroutine is to be programmed</td>
</tr>
<tr>
<td>3b</td>
<td>X</td>
<td>----</td>
<td>--------</td>
<td>5</td>
<td>Specifies that subroutine is to be executed</td>
</tr>
<tr>
<td>3c</td>
<td>R</td>
<td>----</td>
<td>--------</td>
<td>6</td>
<td>Specifies return to command structure</td>
</tr>
<tr>
<td>4</td>
<td>Source&lt;sup&gt;b&lt;/sup&gt;</td>
<td>\ &lt; Listings</td>
<td>5</td>
<td>7</td>
<td>Enters assembler for subroutine specification</td>
</tr>
<tr>
<td>5a</td>
<td>Y</td>
<td>----</td>
<td>--------</td>
<td>8</td>
<td>Transfers subroutine to specified location</td>
</tr>
<tr>
<td>5b</td>
<td>N</td>
<td>----</td>
<td>--------</td>
<td>9</td>
<td>Reenters assembler for changes</td>
</tr>
</tbody>
</table>

<sup>a</sup>See table IX.  
<sup>b</sup>See table XI.

(a) Sequencing.

```
+V1 YYY, Y2=1
1XX1 I
0 USS I, 00000
1 LDX 11, 00001 00012
2 LDA XXA, A01 00012
3 TAB 00005
4 CAR 00004
5 LLL 8, 00003
6 DES 104, 00005
7 JMP 16, 00007
8 OCP 114, 00008
9 OTA 8, 00009
10 JMP 16, 00010
11 IAS 8, 00011
12 JMP 14, 00012
13 JHFM 10, 00013
14 DEC -2, 00014
```

(b) Example.

Figure 12. - Sequencing and use of VDEBUG command routine.
Step | Enter | Terminate | Response | Go to step | Description
--- | --- | --- | --- | --- | ---
1 | X | ----- | X1 | 2 | Enters XDEBUG from command structure
2 | Space | SPACE | Listing | 3 | Specifies first address to be executed
3 | - | ---- | Listing | 4 | Specifies execution stop address to first address
3a | Space | SPACE | Listing | 5 | Indicates stop address to be specified
3b | C | ----- | ----- | 6 | Specifies execution stop address
5 | M | ----- | ----- | 7 | Clears overflow latch (bit 1 of pseudo K register)
5b | P | ---- | ----- | 8 | Sets memory modifier terminator
5c | Q | ---- | ---- | - | Sets program counter modifier terminator
5d | A | ---- | : | - | Sets overflow terminator
5e | R | ---- | Listing | - | Indicated memory-modifier termination to be qualified
5f | SPACE | SPACE | Listing | - | Executes single instruction (terminators not applicable)
6 | Address | SPACE | ----- | - | Returns to command structure
6a | Address | SPACE | ----- | - | Specifies first address that can be modified
6b | - | ---- | ----- | - | Specifies memory-modifier termination not qualified
7 | SPACE | SPACE | ----- | - | Indicates that only single location can be modified
7a | - | ---- | ----- | - | Indicates that memory area can be modified
7b | Address | SPACE | ----- | - | Specifies last address in area that can be modified
(a) Sequencing.

See table IX.
(b) Example.

Figure 13. - Sequencing and use of XDEBUG command routine.
Figure 13. - Concluded.

(b) Concluded.

Figure 14. - Sequencing of SDEBUG command routine.
### RDEBUG Command Routine

**Description**
- Enters RDEBUG from command structure.
- Specifies return address.
- Indicates initial-condition routine to be executed.
- Indicates a direct return.
- Calls routine specified by entry.
- Transfers program control to return address.

### Step by Step

<table>
<thead>
<tr>
<th>Step</th>
<th>Enter</th>
<th>Terminate</th>
<th>Response</th>
<th>Go to step</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>R</td>
<td>SPACE</td>
<td>R</td>
<td>2</td>
<td>Enters RDEBUG from command structure.</td>
</tr>
<tr>
<td>2</td>
<td>Address&lt;sup&gt;a&lt;/sup&gt;</td>
<td>SPACE</td>
<td>SPACE</td>
<td>3</td>
<td>Specifies return address.</td>
</tr>
<tr>
<td>3a</td>
<td>3b</td>
<td>SPACE</td>
<td>SPACE</td>
<td>4</td>
<td>Indicates initial-condition routine to be executed.</td>
</tr>
<tr>
<td>4</td>
<td>Address&lt;sup&gt;a&lt;/sup&gt;</td>
<td>SPACE</td>
<td>SPACE</td>
<td>5</td>
<td>Indicates a direct return.</td>
</tr>
<tr>
<td>5</td>
<td>Address&lt;sup&gt;a&lt;/sup&gt;</td>
<td>SPACE</td>
<td>SPACE</td>
<td>5</td>
<td>Calls routine specified by entry.</td>
</tr>
</tbody>
</table>

<sup>a</sup>See table IX.

### (a) Sequencing

```
/* R: XXX.X71+Q */
Sx ? 6
'S; G4712 = '073764
0; x 1 7
14742
= '64 xl
AF: '014742
=66 xl=x
Sx ? d
'014742 = '073760
=66 xl = Y=IV.TE-1 Ab
```

### (b) Example.

Figure 15. - Sequencing and use of RDEBUG command routine.

---

### TDEBUG Command Routine

**Description**
- Enters TDEBUG from command structure.
- Specifies first address of memory to be transferred.
- Transfers only single location.
- Indicates transfer of a memory area.
- Specifies last address of memory to be transferred.
- Indicates transfer to output device.
- Indicates verification against input device.
- Indicates transfer from input device.
- Indicates transfer to memory.
- Specifies start of location to receive transfer.
- Specifies six-digit octal mask and transfer.
- Specifies octal device number and transfer or verify.

### Step by Step

<table>
<thead>
<tr>
<th>Step</th>
<th>Enter</th>
<th>Terminate</th>
<th>Response</th>
<th>Go to step</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>I</td>
<td>SPACE</td>
<td>I:</td>
<td>2</td>
<td>Enters TDEBUG from command structure.</td>
</tr>
<tr>
<td>2</td>
<td>Address&lt;sup&gt;a&lt;/sup&gt;</td>
<td>SPACE</td>
<td>SPACE</td>
<td>3</td>
<td>Specifies first address of memory to be transferred.</td>
</tr>
<tr>
<td>3a</td>
<td>3b</td>
<td>SPACE</td>
<td>SPACE</td>
<td>4</td>
<td>Transfers only single location.</td>
</tr>
<tr>
<td>4</td>
<td>Address&lt;sup&gt;a&lt;/sup&gt;</td>
<td>SPACE</td>
<td>SPACE</td>
<td>5</td>
<td>Indicates transfer of a memory area.</td>
</tr>
<tr>
<td>5</td>
<td>P</td>
<td>UNIT</td>
<td>UNIT</td>
<td>6</td>
<td>Specifies last address of memory to be transferred.</td>
</tr>
<tr>
<td>5b</td>
<td>V</td>
<td>UNIT</td>
<td>UNIT</td>
<td>9</td>
<td>Indicates transfer to output device.</td>
</tr>
<tr>
<td>5c</td>
<td>L</td>
<td>UNIT</td>
<td>UNIT</td>
<td>9</td>
<td>Indicates verification against input device.</td>
</tr>
<tr>
<td>5d</td>
<td>M</td>
<td>T:</td>
<td>T:</td>
<td>6</td>
<td>Indicates transfer from input device.</td>
</tr>
<tr>
<td>6</td>
<td>Address&lt;sup&gt;a&lt;/sup&gt;</td>
<td>SPACE</td>
<td>SPACE</td>
<td>7</td>
<td>Indicates transfer to memory.</td>
</tr>
<tr>
<td>7</td>
<td>SPACE</td>
<td>UNIT</td>
<td>MASK</td>
<td>8</td>
<td>Specifies start of location to receive transfer.</td>
</tr>
<tr>
<td>8</td>
<td>Octal</td>
<td>SPACE</td>
<td>SPACE</td>
<td>Return</td>
<td>Specifies six-digit octal mask and transfer.</td>
</tr>
<tr>
<td>9</td>
<td>Octal</td>
<td>SPACE</td>
<td>SPACE</td>
<td>Return</td>
<td>Specifies octal device number and transfer or verify.</td>
</tr>
</tbody>
</table>

<sup>a</sup>See table IX.

### (a) Sequencing

```
/* T: XXX.SC2T ..7YTY.5IAT1+4 */
.PLV I ..LX: '15400
.L38: '177777
.PT: TCC2,5LX: '1775.3L41+4 , 'c
14775 = 17770
14771 = 006200
14772 = 011100
14773 = 014400
14774 = 014400
'.PT: '1564A = '1540+H4 , '0
15404 = 17470L
15404 = 15404L
15402 = 006205
15402 = 011100
15403 = 014400
15404 = 014400
.T: SC5T = SCAT+4
..PLV I UNIT = 2
..PLV I UNIT = '3
.1: SC4T = SCAT+4
14775 = '1541+4
14775 = '1541+4
```

### (b) Example.

Figure 16. - Sequencing and use of TDEBUG command routine.
Figure 17. - INFORMdebug command structure.
Figure 18. - Functional diagram of INFORMdebug initialization command (YDEBUG).
Figure 19. - Functional diagram of source-name table input command (UDEBUG).
Figure 20. - Functional diagram of intersector reference statistics input command (BDEBUG).
Figure 2L - Functional diagram of display command (PDEBUG).
Enter CDEBUG from command structure

Command

CDEBUG command decoder

"A"
Load location of pseudo A register

"B"
Load location of pseudo B register

"X"
Load location of pseudo X register

"K"
Load location of pseudo KEYS

Input, assemble, and list operator instructions (PTCH)

No

Verify that transfer will modify pseudoregisters only

Yes

Transfer assembler buffer to pseudoregisters or return (TRAN)

Return

Transfer complete

Return to command structure

Other

Advise operator of error

Address

Operator specification of address counters or commands (CMMP)

"C"

Input, assemble, and list operator instructions (PTCH)

Transfer assembler buffer to location specified by first address counter or return (TRAN)

Return

Add number of words used in assembler buffer to first address counter

Transfer complete

Verify that first address counter equals last address counter

Yes

Increment first address counter and store last buffer word in location specified by counter

No

Return to command structure

Figure 22. - Functional diagram of register/memory change command (CDEBUG).
Enter ADEBUG from command structure

Operator specification of address counters or commands (CMMP)

Address

Input, assemble, and list operator instructions (PTCH)

Compute intersector reference to contain location of addition (SBSE)

Compute instruction required for transfer to addition through intersector reference

List instruction and intersector reference for verification (LIST)

Transfer assembler buffer to location specified by patch counter or return (TRAN)

Store addition location in intersector reference location

Increment counter of next available intersector reference for current sector

Store instruction in contents of first address counter

Update program patch counter to reflect current additions

Advise operator of error

Return to command structure

Enter VDEBUG from command structure

Operator specification of address counters or commands (CMMP)

Address

Input, assemble, and list operator instructions (PTCH)

Compute intersector reference to contain location of addition (SBSE)

Compute instruction required for transfer to addition through intersector reference

List instruction and intersector reference for verification (LIST)

Transfer assembler buffer to location specified by first address counter or return (TRAN)

Transfer complete

Advise operator of error

Execute a call to location specified by first address counter

Return to command structure

Figure 23. - Functional diagram of program addition command (ADEBUG).

Figure 24. - Functional diagram of subroutine specification and execution command (VDEBUG).
Enter XDEBUG from command structure

Operator specification of address counters or commands

Command

Advise operator of error

Address

Display pseudoregisters and effective address if applicable. List instruction

Operator command input

Reset all execution stop flags

[XFLG, [RFLG], [FLOVI]

XDEBUG command decoder

"C"

Clear machine overflow latch

"N"

Set execution stop latch for memory modifying instructions [XFLG]

Set execution stop latch for program counter modifying instructions [RFLG]

"P"

Is first address counter equal to last address counter?

Yes

Is [FLOVI] set?

Yes

Is machine overflow latch set?

Yes

Advise operator of overflow condition

No

No

No

Decode and analyze instruction specified by first address counter (XSRH)

Is [AFLG] set?

Yes

Decode and analyze instruction specified by first address counter (XSRH)

OK

Is instruction a memory modifier?

Yes

Yes

No

No

No

No
Figure 25. - Functional diagram of execution command (XDEBUG).
Enter XSRH

Reset instruction type indicators

Search machine instruction set for instruction specified by first address counter (FNDM)

Execute normal return from XSRH

Store instruction in instruction simulator location

Is instruction executable?

Is instruction a memory reference instruction?

Is instruction an unconditional jump?

Set subroutine call indicator (IJST)

Set unconditional jump indicator (IJMP)

Set memory modifier indicator (IAM)

Obtain effective address of instruction

Combine effective address with instruction's index flags and store in simulated address reference

Build instruction to contain original op-code with simulated address reference as operand

Reset index flag and set indirect flag

Store resulting instruction in instruction simulator location

Execute normal return from XSRH

Is effective address contained in protect area specified in YDEBUG?

Figure 25. - Continued.
Is instruction an unconditional jump? [IJMP]

No

Load all registers with contents of pseudoregisters

Increment first address counter

Execute simulated instruction

Modify first address counter to reflect any conditional skips

Store contents of all registers into pseudoregisters

Return from XCUT

Yes

Add 1 to first address counter and store in location specified by effective address

Add 1 to effective address and store in first address counter

Store effective address in first address counter

Figure 25. - Concluded.
Figure 26. - Functional diagram of breakpoint command (SDEBUG).
Enter RDEBUG from command structure

Operator address counters/command input (CMMP)

Command

Address

Did operator set last address counter?

Yes

Call initial condition subroutine specified by content of last address counter

Load registers with contents of pseudo-registers

Transfer program control to location specified by first address counter

No

Advise operator of error

Return to command structure

Figure 27. - Functional diagram of program return instruction (RDEBUG).
Figure 28. - Functional diagram of data transfer command (TDEBUG).
Figure 29. - Functional diagram of debug assembler.
Enter CMDI from PTCH

Is |TXX| greater than length of instruction buffer?

Yes

Advise operator error exit CMDI

No

Clear instruction word; set character counter to -3

Instruction character input (INPT)

Instruction character decoder

"APOSTROPHE"

Input octal instruction or octal data

OK

Is character counter = -3?

Error exit from CMDI

Error

No

Yes

Set indirect flag

Is character counter zero?

No

Yes

Reset indirect flag

Other

Is character a letter or a number less than 5?

Letter

No

Yes

Subtract 226 from number; truncate to 5-bit binary

Error exit from CMDI

No

Yes

Increment character counter

Is character counter zero?

No

Yes

Shift instruction word left 5 bits and add character

Search instruction set for mnemonic. Return with op-code and type (FNDI)

P

N

Store octal entry in instruction word

Store octal entry indicator (CODDI) in address word

(b) Part II (CMDI).

Figure 29. - Continued.
Form instruction words:
1. Set indirect bit according to indirect flag (BIT 1/601)
2. Set index flag according to (GETN) index specification (BIT 2)
3. Set op-code in bits 3 to 6
4. If undefined address, set bit 16
5. If location-field address, set bit 15

Combine op-code and argument to form instruction. Store in instruction word

Store instruction in instruction word

Store instruction in instruction word

Store negative shift count in address word

Store machine instruction indicator (CD67) in address word

Figure 29. - Continued.
Is |TXX| + [nl] > instruction buffer length?

No

Operator enter ASCII character

Did operator enter a carriage return

Yes

Advise operator error exit (CMDI)

No

Operator enter ASCII character

Did operator enter a carriage return

No

Store character in right half of instruction word

Store instruction word in instruction buffer specified by |TXX|, Store ASCII data indicator [COD31 in corresponding address buffer location increment |TXX|

Yes

Store character in left half of instruction word

Store ASCII space character in right half word

Did operator enter [nl] characters

No

Increment |TXX|

Yes

Have [nl] instruction words been stored?

No

[|TXX| - |TXX| - 1]

Yes

Store two ASCII space characters in instruction word

(b) Continued.

Figure 29. - Continued.
Operator decimal data entry (ITYR)

DEC pseudo-op

Call decimal data termination decoder (CKS2)

Store integer data in instruction word. Store decimal data indicator [COD1] in address word.

Convert to integer data (C$21)

FPC pseudo-op

Call decimal data termination decoder (CKS2)

Store most significant word of floating-point data in instruction buffer location specified by [TXX]. Store floating-point indicator [COD2] in corresponding address buffer location.

Convert to double-precision data (C$24)

DPC pseudo-op

Call decimal data termination decoder (CKS2)

Store least significant word of floating-point data in instruction word. Store [COD2] in address word. Increment [TXX].

Is [TXX] greater than length of instruction buffer?

Yes

Advise operator error exit (CMD1)

No

Enter CKS2

Did operator terminate decimal data entry with a "SPACE"?

No

Exit CKS2

Yes

Did operator terminate decimal data entry with a "/'"?

No

Save decimal data entry

Operator input of scale factor reference (GSFR)

Entry Default

Set [MAX] = [TXX]

Print [TXX]

Divide floating-point decimal data entry by floating-point scale-factor reference

Normal exit CMD1

Yes

Store result in decimal data entry location

Exit CKS2

(b) Concluded.

Figure 29. - Continued.
Enter ASEM from PITCH

Store location where assembled program is to be located in [PBBS]

Store sector number of [PBBS] in [SSB]

Set instruction buffer index [ITXX] and assembler buffer index [ITXX] to zero

Store instruction counter [MAX] in instruction limit [ITMAX]

Set intersector bias counters to zero

Increment [ITXX] and [ITXX]

Is [ITXX] \( \leq [ITMAX] \)?

Yes

Exit ASEM

No

Store sector number of [PBBS] + [ITXX] in [SSVE]

Is the content of the address buffer location specified by [ITXX] \( \leq 0 \) ?

Yes

Is it \( \leq -64 \)?

Yes (memory-reference instruction)

No

Merge content of address buffer with content of corresponding instruction buffer location to form shift instruction

Store content of instruction buffer location specified by [ITXX] in assembler buffer location specified by [ITXX]

Store instruction in assembler buffer location specified by [ITXX]

(c) Part III [ASEM]

Figure 29. - Continued
Merge indirect and index bits from instruction word to address word and store in [SVAD]

Search intersector reference data, supplied through BDEBUG, corresponding to sector specified by [SSVII] for [SVAD]

Search intersector reference data supplied for sector 0 for [SVAD]

Is the assembled program to be inserted into program addition area?

Is [MAXI] > length of instruction buffer?

Advise operator return to (PTCH) reentry point

No

Yes

Increment instruction counter (MAX) and instruction limit (TMAX)

Determine first available intersector reference address (SBSE)

Determine sector number of intersector reference address

Is sector number 0?

No

Yes

Does sector number = [SSBVI]

Yes

Increment intersector reference address by [AB10I]. Increment [AB101]

No

Yes

Increment intersector reference address by [AB11I]. Increment [AB111]

No

Increment intersector reference address by [AB12I]. Increment [AB121]

Add [MAXI] to [PBBSI] to form intersector reference address

Store [SVAD] in instruction buffer location specified by [MAXI]. Store DAC indicator [COD8] in corresponding address buffer location

(c) Concluded.
Enter LIST

Instruction type [TYPE] decoder

Block-storage pseudo-op [BSZ]:
1. Space device to address field
2. Print number of successive zeros stored in locations specified by contents of [LOI]

Direct-address-constant pseudo-op [DAC]:
1. Print * if indirect bit of instruction specified by [LOII] is set
2. Space device to address field
3. Set indexing indicator if index bit of instruction is set
4. Reset index and indirect bits
5. Print resulting address, name if any, and octal contents (PGEN)

Double-precision-constant pseudo-op [DPC]:
1. Space device to address field
2. Print double-precision number specified by contents of [LOI]

ASCII information pseudo-op [BCI]:
1. Space device to address field
2. Print ASCII information as specified by contents of [LOI]

Store X register in location [AI1] as address where instruction is to be inserted

Store B register in location [LOII] as address where instruction is located

Clear left half of A register

Store A register in location (OLMP) as print code or form at number

Reset indexing indicator

Output a carriage return and line feed to listing device

Print (AI1), name assigned if any, and its octal contents (PGEN)

Space listing device to instruction field
Figure 30. - Functional diagram of instruction list routine (LIST).
Figure 31. - Functional diagram of instruction search routines (FNDI) and (FNDM).
Figure 32. - Functional diagram of scale-factor input routine (GSFR).
Enter TRAN

Save A register entry as transfer location

Is next available location for intersector reference within specified sector [BMINI] less than last available location [BMAXI]?

Yes

Return [BMINI] of specified sector as intersector reference location

No

Is next available location for intersector reference in sector 0 less than last available location?

Yes

Advise operator that no intersector reference locations are available

No

Return location 0 as intersector reference location

Exit SBSE

Figure 33. - Functional diagram of determination routine for intersector reference locations (SBSE).

Enter TRAN

Save A register entry as transfer location

Does operator want transfer to be made?

No

Return exit from TRAN

Yes

Clear transfer counter

Is content of address buffer specified by transfer counter and external address indicator [COD8]?

Yes

As specified by transfer counter, store content of assembler buffer in transfer location

No

Store content of assembler buffer location specified by transfer counter into location specified by corresponding instruction buffer location

Increment intersector reference counter [BMINI] corresponding to sector receiving transfer

Increment transfer counter

Increment transfer location

Is transfer complete? i.e., transfer counter > [BMAXI]?

No

Yes

Transfer complete exit from TRAN

Figure 34. - Functional diagram of assembler buffer transfer routine (TRAN).
Enter CMMP

Obtain operator address entry (GCTN)

Command

Obtain operator address entry

Address

Verify that address is not indexed or an assembler location-field entry or undefined address (CMCK)

OK

Set temporary first and last address counters to operator address entry

Operator command specification (INFT)

CMMP command decoder

"...

Obtain operator address entry

Address

Verify that address is not indexed or an assembler location-field entry or undefined address (CMCK)

OK

Set temporary last address counter to operator address entry

"SPACE"

Transfer temporary counters to first and last address counters

Set current program indicator (CSUB) and program relocation base (CBSII) according to first address counter (CSET)

Other

Address exit from CMMP

Advise operator of address error

Return to command structure

Command exit from CMMP

Command

Error

Error

Other

Figure 35. Operator address-counter and command-specification routine (CMMP).
I Enter CSET

Store location of start of first source program name table \([NADF]\) in current program indicator \([CSUB]\)

Store relocation base of first source program (contents of first source-address table location) in current program base \([CBS]\)

Store \([NADF]\) in index counter \([X]\)

Does location in source-name table specified by \([X]\) indicate start of new program name list? (i.e., is it zero?)

Yes

Is content of corresponding source-address location > first address counter?

Yes

Store it in \([CBS]\) store \([X]\) in \([CSUB]\).

No

Is \([X]\) - last source name location \([NADR]\)?

Yes

Exit CSET

No

Increment \([X]\)

Is content of corresponding source-address location > first address counter?

Yes

Is it > \([CBS]\)?

Yes

Store it in \([CBS]\) store \([X]\) in \([CSUB]\).

No

Is \([X]\) - last source name location \([NADR]\)?

Yes

Exit CSET

No

Is content of corresponding source-address location > first address counter?

Yes

Store it in \([CBS]\) store \([X]\) in \([CSUB]\).

No

Increment \([X]\)

Figure 36. - Functional diagram of current-program indicator and relocation-base initialization routine \(\text{CSET}\)!
Figure 37. - Functional diagram of operator address entry and verification routines (GETN), (ADRS), and (CMCK).
Enter GETA

Set internal address bias (BIAL) to zero. Reset assembler address indicators (bits 15 and 16 of [MASK]), reset address indexing indicator (INDX).

Operator input of name or command (NAME)

Expand delimiter to full ASCII (i.e., add '200). Store in [DLIM].

Is name entry indicator [NLTH] set?

Is [DLIM] an ASCII period?

Save first program source-name counter (i.e., first location of secondary-name table)

Store total source-name counter in first program source-name counter

Load X register with displacement between primary- and secondary-source-name tables (BILN). Load X register with start of primary-source-name tables (NADF).

Search all source names for operator-specified name (FIND)

Found

Restore contents of first program-source-name counter

Was (GETA) entered from (ADRS)?

Yes

Advise operator of error. Return to command structure

No

Store (GETA) return address in [HDLA]

Obtain operator address entry (ADRS) Address

Address exit through [HDLA]

Error exit through [HDLA]

Figure 38. - Functional diagram of common address input routine (GETA).
Figure 38. - Continued.
Enter GTYR

Operator number input (I1TYR2)

Number entered

Save entry termination code

Convert entry to octal integer

Exit GTYR

Number defaulted

No

Did operator default entry with a "I"?

Yes

Operator input of termination code (INPT)

Use value of external address bias location (filled through an INFORM command) as operator number input

Exit GTYR

Load A register with ASC11 #. Command exit from GETA

Figure 38. - Concluded.
Figure 39. - Functional diagram of name-command specification routine (NAME).
Figure 40. - Functional diagram of name table search routines (NFIN) and FIND.
THIRD-CLASS BULK RATE

DEPT OF THE AIR FORCE
AF WEAPONS LABORATORY
ATTN: TECHNICAL LIBRARY (SUL)
KIRTLAND AFB NM 87117

POSTMASTER: If Undeliverable (Section 158 Postal Manual) Do Not Return