NOTICE

THIS DOCUMENT HAS BEEN REPRODUCED FROM MICROFICHE. ALTHOUGH IT IS RECOGNIZED THAT CERTAIN PORTIONS ARE ILLEGIBLE, IT IS BEING RELEASED IN THE INTEREST OF MAKING AVAILABLE AS MUCH INFORMATION AS POSSIBLE
CARSON ALEXIOU CORPORATION

NASA AMES INFRARED DETECTOR ASSEMBLIES

FINAL REPORT

NAS2-10136

October 15, 1979

3001 Redhill Avenue, Building III, Costa Mesa, California 92626 / Telephone (714) 752-2222
1.0 INTRODUCTION

The purpose of this contract was to design, fabricate, and test Si:Ga infrared detector assemblies using techniques representative of those used for hybrid arrays to determine the suitability of this candidate technology for infrared astronomical detector array applications. This final report will describe the design, fabrication methods, and test results of both the single channel assembly and the assembly using the Carson Alexiou Corporation 32-channel CMOS multiplexer.

2.0 DETECTOR MATERIAL

The detector material used for this effort was Si:Ga grown by Atomergic Chemicals Corporation and certified by them to have a boron background of less than $10^{13}$ atoms/cm² counter doped with phosphorus. The gallium concentration is $2 \times 10^{16}$ atoms/cm³. No further materials tests were made to characterize the detector material. Facilities are available with which to perform Hall vs. temperature measurements in the future for further characterization of detector material.

Detector resistance vs. temperature results were performed in May of 1979 and reported in that month's Progress Report. The detector resistance vs. temperature agreed approximately with theoretically predicted values. It was 200Ω at room temperature, reaching almost $1 \times 10^{11}$ at 20-30°K as shown in Figure 1. These tests indicated approximately proper doping but did not prove that the detectors would necessarily work.
3.0 MODULE FABRICATION

The steps involved in fabricating the demonstration modules are listed below.

1. Apply ion implanted ohmic contacts on both sides of a .25 mm thick Si:Ga wafer

2. Activate ion implant

3. Chrome-gold metallize both sides of wafer
4. Slice Si:Ga into 1.02 mm wide strips
5. Etch to remove sawing damage to slices
6. Glue Si:Ga strip to the edge of metallized .25 mm ceramic substrates
7. Apply conductive epoxy bead to the interface between the substrate and detector strip
8. Mount detector assembly on sawing fixture
9. Cut slots and remove from fixture
10. Etch to remove surface damage
11. Mount to hybrid substrate
12. Epoxy attach resistors and electronics chips
13. Wire bond electronics to hybrid substrate
14. Place hybrid substrate into test fixture with indium foil thermal interface
15. Weld wires to fixture feed-throughs
16. Attach cap

Details of these processing steps have been presented in the Monthly Status Reports.

Two types of modules have been produced for this program. Two modules contain Siliconix M107 enhancement mode, p-channel MOSFET amplifier chips, and a third module contains a Carson Alexiou 32-channel CMOS multiplexer with one channel wired to a detector.

4.0 DIODE CALIBRATION

In preparation for testing the modules, the temperature diodes included with the modules were calibrated with the NASA-supplied calibrated temperature diode. The calibration results are shown in Figure 2 for the module diode used with the circuit shown in Figure 3.
Figure 2. Temperature Diode Calibration
5.0 SINGLE CHANNEL MODULE

The two single channel modules #1 and #3 contain Siliconix M107 CMOS devices.

5.1 Module #3

The schematic for module #3 with the M107 preamp is shown in Figure 4. On this module three load resistors are mounted such that for any test a 1 x 10$^{10}$, 1 x 10$^{11}$ or 1 x 10$^{12}$ Ω load resistor may be selected. Initially the M107 was tested warm with the 1 x 10$^{12}$ Ω load resistor. However, the device failed to bias on correctly due probably to leakage currents. Next the 1 x 10$^{11}$ Ω load resistor was tried. This resulted in marginal performance. The M107 could be biased on but control of the input current was limited. Also the time constants involved were very long. This situation may or may not have improved with cryogenic operation. However, the decision was made to use the 1 x 10$^{10}$ Ω load resistor because of the guaranteed correct bias control. The load resistance increased to 3 x 10$^{10}$ cold. The noise was measured warm with the detector lead open. The results are shown in Figure 5. Low noise operation was indicated. The gain measurements both warm and cold (20K) are shown in Figure 6. The initial test of the background was quite large.
Figure 5. M107 #3 CMOS Preamp, Noise vs. Frequency

\[ Q_B = 1.5 \times 10^{11} \]
\[ I_D = 23 \mu A \]
\[ R_L = 1 \times 10^{10} \]

\[ I_D = 39 \mu A \]
Figure 6. M107 #3 Module Gain
(3 x 10^{13} \text{ photons/cm}^2/\text{sec.}). The detector resistance, therefore, was assumed to be smaller than 1 \times 10^{10} \Omega. The signal response from a chopped blackbody was measured to be 200 \mu\text{volts}. In the second test the background was reduced to \sim 1.5 \times 10^{11} \text{ photons/cm}^2/\text{sec.} and nearly two orders of magnitude increase in signal voltage response was observed as shown in Figure 7. During this test the noise voltage was also measured and shown in Figure 5. The noise was quite high varying about 1 \text{ mV/\sqrt{Hz}}. This is substantially larger than the Johnson noise of the detector load resistor combination or generation recombination noise and is additional detector noise. The detector bias was 7 \text{ volts} and the detector resistance (cold) was 1.5 \times 10^{10} \Omega.
5.2 Interpretation of the Results of the Tests of Module #3

When detector performance is BLIP, quantum efficiency and photoconductive gain can be calculated from the relationship

\[
\frac{N}{R} = \frac{2 \eta G_{pc}}{\eta G_{pc} \lambda/hc} \sqrt{\eta Q A}
\]

since \(G_{pc}\) cancels. However, analysis using this method yields a very low quantum efficiency and an unreasonably high photoconductive gain. The correct interpretation is that there is excess noise and the detectors are not BLIP.

The analysis approach used was to calculate photoconductive gain from the detector bias voltage and assumed lifetime and mobility.

:\text{Assuming } \tau = 1.3 \times 10^{-9} \text{ sec.}

\[
\mu = 1 \times 10^4 \text{ cm}^2/\text{Vsec.}
\]

\[
G_{pc} = \tau \mu E/L = (1.3 \times 10^{-9})(1 \times 10^4)(276)/.0254
\]

Where \(E = \text{bias volts/cm} = 7/.0254 \text{ cm} = 276\)

\[
L = .0254 \text{ cm}
\]

\[
\therefore G_{pc} = .14
\]

Using this value of \(G_{pc}\), \(\eta\) can be calculated from responsivity.

\text{Measured Responsivity}

\[
R = 15 \text{ mV/1 x 10}^{10}/7.42 \times 10^{-11} \text{ W} = .02 \text{ amps/W}
\]

\text{Theoretical Responsivity}

\[
R = q \eta \lambda G_{pc}/hc \text{ amps/W}
\]

\[
R = 3.542 G_{pc} \eta \text{ amps/W}
\]
If $G_{pc} = .14$

Then $\eta = \frac{.02}{(3.542)(.14)}$

$\eta = 4\%$

Theoretical G-R noise voltage

$$N_{g-r} = 2 g G_{pc} \sqrt{\eta} Q_{b} A R_{eq}$$

$$= 2 (1.602 \times 10^{-19})(.14) \sqrt{(0.04)(1.5 \times 10^{11})(5 \times 10^{-4} \text{ cm}^2)} 1 \times 10^{10}$$

$N_{g-r} = .78 \mu V/\sqrt{\text{Hz}}$

Measured noise voltage

$N_{\text{meas}} = 1000 \mu V/\sqrt{\text{Hz}}$

5.3 Conclusion

The quantum efficiency is 4% and the noise is three orders of magnitude high.

6.0 32-CHANNEL CMOS MULTIPLEXER TESTS

6.1 Module #2

This module as shipped to NASA Ames contains two CMOS multiplexers, two resistors, and approximately 10 detectors (see Figure 8). Two resistors were connected in parallel at $1 \times 10^{12} \Omega$ and at $1 \times 10^{10} \Omega$ under the premise that after the tests were performed at high background in which the detectors were expected to be $1 \times 10^{10} \Omega$ the small resistor could be cut out leaving the $1 \times 10^{12} \Omega$ resistor for the low background test. The high background tests were performed at approximately $3 \times 10^{13}$ photons/cm$^2$/sec. One detector was connected to one input of the CMOS multiplexer (CMOS Channel #13). The
detector lead was left open for the initial warm noise tests because of the detector's low impedance at room temperature (~ 50Ω). Channel #13 was measured both dynamically (2.5 KHz clock rate) and statically (unclocked). Upon the initial cool-down Channel #13 apparently suffered static damage. The detector input was disconnected from Channel #13 and reconnected to Channel #9. Static and dynamic tests were performed warm. The results are shown in Figure 9. The Johnson noise of the warm load resistor is approximately 12.8 μV/√Hz.

Figure 9. CMOS Multiplexer, Noise vs. Frequency
The dynamic warm noise tests resulted in noise values around 150 \( \mu V/\sqrt{Hz} \). The gain of the multiplexer was not measured on this program unfortunately, however, it should lie between .7 and .8. Therefore, the gain corrected warm noise appears to be in the vicinity of 200 \( \mu V/\sqrt{Hz} \) or 16 times Johnson noise. The results of the static tests indicate noise levels of 4 \( \mu V/\sqrt{Hz} \) which is below theoretical Johnson noise because of low gain of the CMOS multiplexer.

The normal waveforms of the CMOS multiplexer are shown in Figure 10. The “fixed pattern noise in Figure 10a is large due to the fact that 31 inputs of the CMOS are left open and only one is tied to a bias (detector and load resistor bias). In normal operation the active channel is biased to OV thus allowing sufficient dynamic range both positive and negative. In Figure 10b the scope intensity is increased to highlight the switching spikes during dynamic operation. At 2.5 KHz the switching spikes contribute significant noise as seen in Figure 9. These spikes, however, do settle out quite fast as seen in the expanded time scale of the CMOS waveform in Figure 11a. The exact dependence of noise and gain on clock rate is unknown and should be investigated further. Also the measured noise should vary as a function of where the CMOS output is sampled in time; the closer to a switching spike, the noisier the results, obviously.

During rework of the module (Channel #13 to Channel #9 switch) additional degradation to the multiplexer occurred. This degradation appears as additional clock noise as seen in Figure 11b. Due to this degradation an additional CMOS multiplexer was attached to the module. Again Channel #13 was selected to be the active input channel (selected at random).
Normal Output Waveform of CMOS MUX at Room Temperature

Intensity Enhanced to Show Switching Noise of CMOS MUX - Room Temperature

Figure 10. CMOS MUX Waveforms
Figure 11. CMOS Multiplexer Waveforms

Expanded Time Scale to Show Settling Time of Normal CMOS MUX Switching Spikes - Room Temperature

Abnormal Switching Noise of CMOS MUX Channel #9 Active - Room Temperature
This device was cooled for noise measurements at a more moderate background, $-1.5 \times 10^{11}$ photons/cm²/sec. The bias circuit, voltages, and currents used at $12^\circ$K for the CMOS operation are shown in Figure 12. The bias circuit points out that the detector resistance in this case is very poor ($< 1 \times 10^9$) because the gate of the CMOS input appears to be at about 7.7 volts. Thus there is not bias across the detector and no photo gain. The poor detector performance was verified in that the detector would only respond slightly to a soldering iron. The static noise measurements from this test are also shown in Figure 9. With the detector in the circuit and at $12^\circ$K the noise voltage appears to be approximately 1 order of magnitude larger than previous static tests.

The dynamic waveform of the multiplexer also changes slightly at this temperature. A photograph of the output waveform is shown in Figure 13. As can be seen the output levels are now at a slope as if the rise time associated with each level has increased significantly. This effect is first noticed around $15^\circ$K.

6.2 Interpretation of Module #2 Tests (also see Section 5.2)

Photoconductive gain for bias voltage = 2V

$$G_{pc} = (1.3 \times 10^{10})(1 \times 10^4)(78.7)/.0254 = .004$$

Assume lifetime is an order of magnitude shorter than normal yielding low resistance.
Assume $\eta = 4\%$

Measured Noise

$$N_{\text{meas}} = 60 \, \mu\text{V}$$

Theoretical Background Noise Voltage

$$N_{\text{gr}} = 2 \times (1.602 \times 10^{-19}) \times (.004) \times 0.04 \times 1.5 \times 10^{11} \times 5 \times 10^{-4} \times 1 \times 10^3$$

$$= 2.2 \, \text{nV/}\sqrt{\text{Hz}}$$

Theoretical Johnson Noise Voltage

$$N_{\text{Johnson}} = \sqrt{4KTR} = .80 \, \mu\text{V/}\sqrt{\text{Hz}}$$

6.3 Conclusion

The theoretical Johnson noise is much larger than generation recombination noise. However, electronics noise is larger than either type of detector noise.
7.0 M107 SINGLE CHANNEL PREAMP

7.1 Module #1

This module is untested, however, the CMOS chip has been cleaned since it was discovered that dust particles had settled on the chip. The CMOS preamps were received from the manufacturer in this condition, therefore it is hoped that the cleaning will improve the input impedance and allow load resistors in the $1 \times 10^{11}$ to $1 \times 10^{12} \ \Omega$ range. A schematic of Module #1 is shown in Figure 14.

8.0 CONCLUSION

Responsivity and $D^*$ have been calculated for the M107 Module #3 tests according to the formulas listed in Figure 15.

At 2°K the load resistor was assumed to be the limiting impedance (detector higher impedance) at $1 \times 10^{10} \ \Omega$. Responsivity is calculated to be in the range of 34 ma/watt to 60 ma/watt as shown in Figure 16. The corresponding $D^*$ is in the range between $2 \times 10^{10}$ and $5 \times 10^{10} \ \text{cm} \sqrt{\text{Hz}}/\text{watt}$. The $D^*$ BLIP for this experiment is approximately $2 \times 10^{13} \ \text{cm} \sqrt{\text{Hz}}/\text{watt}$, or 3 orders of magnitude greater than measured (assuming a quantum efficiency of .5). The theoretical $D^*$ associated with the Johnson noise from a $3 \times 10^{10} \ \Omega$ load resistor is

$$D^* = \frac{R_{\text{esp}} \sqrt{A_d \Delta f}}{I_n} = 6.54 \times 10^{14} \ \text{cm} \sqrt{\text{Hz}}/\text{watt}$$

$$R_{\text{esp}} = \frac{n q \lambda}{hc} = 1.77 \frac{\text{amp}}{\text{watt}} \text{ theoretical responsivity}$$

$$I_n = \sqrt{\frac{4 KT}{R}} = 6.1 \times 10^{-17} \text{amps theoretical noise}$$

$$A_d = 5 \times 10^{-4} \ \text{cm}^2$$

$$\Delta f = 1 \ \text{Hz}$$
Power on the detector from blackbody

\[ P_D = \frac{H(\Delta \lambda)(D_{bb})^2 (A_d)(\tau_w)(\tau_f) K}{4 R^2} = 7.42 \times 10^{-11} \text{ W} \]

\( H(\Delta \lambda) = \) integral of Plank's equation from \( \lambda_1 = 4.35 \) to \( \lambda_2 = 4.42 \), \( 0.005 \text{ W/cm}^2 \)

\( (D_{bb}) = \) diameter of limiting aperture (blackbody), \( 0.2 \text{ cm} \)

\( (A_d) = \) area of the detector, \( 5 \times 10^{-4} \text{ cm}^2 \)

\( (\tau_w) = \) window transmission, \( 0.8 \)

\( (\tau_f) = \) filter transmission, \( 0.4 \)

\( K = \) square wave to sine wave, \( 0.45 \)

\( R = \) range, \( 23.1 \text{ cm} \)

Responsivity

\[ R_{\text{esp}} = \frac{V_{\text{sig}}}{R_L P_D} \]

\( V_{\text{sig}} = \) measured signal divided by the gain of the cold preamp and by the gain of measurement device

\( R_L = \) parallel combination of detector and load resistor

\( P_D = \) power on the detector

\( D^* \) Calculation

\[ D^* = \frac{R_{\text{esp}} A_d}{V_{\text{noise}}/R_L} \]

\( V_{\text{noise}} = \) Voltage noise measured divided by the square root of the bandwidth, the cold preamp gain and the measurement device gain
It appears that this detector is an order of magnitude low on responsivity and more than 3 orders of magnitude high in noise.

9.0 SUGGESTED DETECTOR IMPROVEMENTS

The detector material should be analyzed using Hall techniques before detailed doping improvements could be suggested.