NOTICE

THIS DOCUMENT HAS BEEN REPRODUCED FROM MICROFICHE. ALTHOUGH IT IS RECOGNIZED THAT CERTAIN PORTIONS ARE ILLEGIBLE, IT IS BEING RELEASED IN THE INTEREST OF MAKING AVAILABLE AS MUCH INFORMATION AS POSSIBLE.
DEVELOPMENT AND FABRICATION OF A FAST RECOVERY, HIGH VOLTAGE POWER DIODE Final Report

Power Transistor Company
800 West Carson Street
Torrance, CA 90502

PREPARED FOR
National Aeronautics and Space Administration
NASA Lewis Research Center
Contract NAS3-22539
DEVELOPMENT & FABRICATION
OF A
FAST RECOVERY, HIGH VOLTAGE POWER DIODE

Power Transistor Company
800 West Carson Street
Torrance, CA 90502

Prepared for
National Aeronautics and Space Administration
NASA Lewis Research Center
Contract NAS3-22539
A high voltage, high current, fast recovery silicon diode has been designed and fabricated utilizing a positive bevel PIN mesa structure with glass passivation. The diodes are encapsulated in a standard DO-5 package and have the following characteristics: peak inverse voltage, 1200 volts; forward voltages at 50 amperes, 1.5 volts; reverse recovery time of 200 nanoseconds.

This project describes the use of positive bevels for PIN mesa structures to achieve high voltages. The technique of glass passivation for mesa structures is described. The utilization of high-energy radiation to control the lifetime of carriers in silicon is reported as a means to achieve fast recovery times.

Characterization data is reported and is in agreement with design concepts developed for power diodes.
# TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>List of Figures</td>
<td>iii</td>
</tr>
<tr>
<td>List of Tables</td>
<td>v</td>
</tr>
<tr>
<td>List of Drawings</td>
<td>vi</td>
</tr>
<tr>
<td>1. Summary</td>
<td>1</td>
</tr>
<tr>
<td>2. Introduction</td>
<td>2</td>
</tr>
<tr>
<td>3. Device Design</td>
<td>4</td>
</tr>
<tr>
<td>3.1 Structure</td>
<td>4</td>
</tr>
<tr>
<td>3.2 Voltage Design</td>
<td>7</td>
</tr>
<tr>
<td>3.3 Reverse Recovery Time</td>
<td>18</td>
</tr>
<tr>
<td>3.4 Forward Voltage Drop</td>
<td>23</td>
</tr>
<tr>
<td>3.5 Trade-offs</td>
<td>29</td>
</tr>
<tr>
<td>4. Wafer Processing</td>
<td>30</td>
</tr>
<tr>
<td>4.1 Diffusion and Lap &amp; Polish</td>
<td>30</td>
</tr>
<tr>
<td>4.2 Positive Bevel Moat</td>
<td>30</td>
</tr>
<tr>
<td>4.3 Glass Passivation</td>
<td>31</td>
</tr>
<tr>
<td>4.4 Metallization</td>
<td>31</td>
</tr>
<tr>
<td>4.5 Wafer Test and Dicing</td>
<td>32</td>
</tr>
<tr>
<td>5. Encapsulation</td>
<td>34</td>
</tr>
<tr>
<td>5.1 Package</td>
<td>34</td>
</tr>
<tr>
<td>5.2 Assembly</td>
<td>34</td>
</tr>
<tr>
<td>5.3 Polarity Trade-offs</td>
<td>37</td>
</tr>
<tr>
<td>5.4 High Voltage Cap</td>
<td>41</td>
</tr>
<tr>
<td>5.5 Thermal Ratings</td>
<td>42</td>
</tr>
<tr>
<td>6. Test</td>
<td>44</td>
</tr>
<tr>
<td>6.1 Test Plan</td>
<td>44</td>
</tr>
<tr>
<td>6.2 Non-Repetitive Peak Surge Currents, (I_{FSM})</td>
<td>45</td>
</tr>
<tr>
<td>6.3 Reverse Recovery Time, (t_{rr})</td>
<td>46</td>
</tr>
<tr>
<td>6.4 Forward Voltage, (V_{FM})</td>
<td>54</td>
</tr>
<tr>
<td>6.5 DC Blocking Voltage, (V_{R})</td>
<td>54</td>
</tr>
<tr>
<td>6.6 Reverse Current, (I_{R})</td>
<td>54</td>
</tr>
<tr>
<td>7. Electrical Performance</td>
<td>56</td>
</tr>
<tr>
<td>7.1 Characteristic Curves</td>
<td>56</td>
</tr>
</tbody>
</table>
11.1 Specifications for Fast Recovery, High Voltage Power Diode

78
<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Diode surface geometry</td>
<td>6</td>
</tr>
<tr>
<td>2</td>
<td>Ionization constants</td>
<td>8</td>
</tr>
<tr>
<td>3</td>
<td>Breakdown voltage curves</td>
<td>11</td>
</tr>
<tr>
<td>4</td>
<td>Depletion layer thickness curves</td>
<td>12</td>
</tr>
<tr>
<td>5</td>
<td>Depletion layer diagram</td>
<td>13</td>
</tr>
</tbody>
</table>
| 6      | p⁺⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻⁻{-}
Figure 25  Forward voltage, $V_{FM}$  
Figure 26  Device #031-Forward characteristic curve  
Figure 27  Device #038-Forward characteristic curve  
Figure 28  Device #039-Forward characteristic curve  
Figure 29  Device #046-Forward characteristic curve  
Figure 30  Device #060-Forward characteristic curve  
Figure 31  Device #031-Reverse leakage  
Figure 32  Device #038-Reverse leakage  
Figure 33  Device #039-Reverse leakage  
Figure 34  Device #046-Reverse leakage  
Figure 35  Device #060-Reverse leakage  
Figure 36  Leakage versus temperature  
Figure 37  Device #031-Capacitance versus reverse voltage  
Figure 38  Device #038-Capacitance versus reverse voltage  
Figure 39  Device #039-Capacitance versus reverse voltage  
Figure 40  Device #046-Capacitance versus reverse voltage  
Figure 41  Device #060-Capacitance versus reverse voltage
## LIST OF TABLES

<table>
<thead>
<tr>
<th>Table</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Table 1</td>
<td>$V_{BB}$ versus intrinsic thickness</td>
<td>10</td>
</tr>
<tr>
<td>Table 2</td>
<td>Forward voltage drop, blocking voltage and reverse recovery time of lot NASA-007 devices radiated with 12 megarads $\beta$ radiation (after packaging)</td>
<td>21</td>
</tr>
<tr>
<td>Table 3</td>
<td>Forward voltage drop, blocking voltage and reverse recovery time of lot NASA-007 devices radiated with 16 megarads $\beta$ radiation (after packaging)</td>
<td>22</td>
</tr>
<tr>
<td>Table 4</td>
<td>Delivered diode test data</td>
<td>52</td>
</tr>
</tbody>
</table>
1. DO-5 stud - IMPEX, 1404
2. DO-5 cap - 50-0016
3. Moly tab, cathode - 50-0003-4
4. Moly tab, anode - 50-0003-3
5. Internal lead - 50-0011
6. Solder preform, cathode - 50-0004-7
7. Solder preform, anode - 50-0004-6
8. Fixture, soldering - 50-0010
9. Stud base - Nipert Co. P/N 068-8903
10. DO-5 rock top - 50-0017
1. SUMMARY

The objective of this program is to develop a fast recovery 1200 volt, 50 ampere, silicon diode as specified by NASA Contract Number NAS3-22539, dated September 18, 1980.

In order to meet the specifications of this contract a PIN diffused structure was proposed. A positive bevel mesa structure was used to reduce surface fields in order to utilize a lower starting silicon resistivity in order to achieve the specified forward voltage with a minimum silicon area.

A positive bevel was etched into the p-n junction, which was later glass passivated.

Metallization used for contacting the cathode and anode areas was a TRI-METAL composition, which permitted solder reflow assembly.

The device was encapsulated in a DO-5 diode package. Solder-reflow techniques were used to assemble the device. The characterization data presented is in agreement with the design concepts presented in this report.

All devices delivered to NASA under this contract met or exceeded the required specifications. A full characterization of the diode is included in this final report.
2. INTRODUCTION

The NASA requirement in avionic systems for electrical power beyond the ten kilowatt level requires the use of a fast switching, high voltage, high current transistor.

The use of a fast switch, high voltage, high current power transistor necessitates a fast switching, high voltage diode with equivalent power capability of the transistor.

The recovery time of the diode would have to be shorter than that of the transistor by a factor of two in order to protect the transistor.

Diodes with these characteristics are used in snubber networks, as freewheeling diodes in inverter circuits and as rectifiers in high frequency power conversion equipment.

The combination of fast switch speed and high voltage required by the NASA specification is in the realm of the state-of-the-art of power semiconductor device fabrication.

The NASA requirement for such a high voltage, fast switching diode is also a requirement for the industrial electronics market.

Specific applications are in electric vehicle motor drives, AC and DC motor controllers. The 1000 volt capability of the diode will have an application in industrial motor controllers where the bus line
voltages are 480 volts. At the present time, two fast switch low voltage parts must be used in series to achieve the 1000 volt requirement and speed requirement at the expense of switching efficiency.

Diodes fabricated under this contract have been utilized in AC motor controller inverter circuits operating from 480 volt lines.
3. DEVICE DESIGN

3.1 Structure

The device is fabricated from 35 μm thermal neutron, transmutation N-type doped, float zone silicon. Float zone silicon exhibits high minority carrier lifetime and low oxygen and carbon content. Neutron transmutation doping involves the nuclear conversion of silicon atoms into phosphorus dopant atoms by exposing (intrinsic) silicon to a flux of thermal neutrons in a nuclear reactor core. The nuclear reaction is \( \text{Si}_{14}^{30} + n \rightarrow \text{P}_{15}^{31} + e^- \). The silicon isotope \( \text{Si}_{14}^{30} \) absorbs a thermal neutron and becomes \( \text{Si}_{14}^{31} \), \( \text{Si}_{14}^{31} \) is unstable and emits an electron to become \( \text{P}_{15}^{31} \). This technique allows the fabrication of N-doped float zone silicon of extreme homogeneity, i.e., small radial variations and reduced striations (resistivity microvariations); a result impossible by any of the other growing and doping methods. Low resistivity variations across the wafer minimizes the wafer thickness required as a function of the resistivity and the intrinsic layer minority carrier lifetime.

Terminating the p-n junction with a glass passivated positive bevel moat allows the use of material with a relatively low resistivity level. The use of this material improves the trade-offs between blocking voltage, forward voltage drop and switch time.
The basic impurity concentration profile consists of a deep diffused P⁺ anode 125 to 140 microns deep, an intrinsic material layer and a shallow (15 microns), low resistivity N⁺ cathode cap. The diffused anode and low resistivity cathode aid in reducing the diode's double injection forward bias voltage drop. The thick intrinsic layer is required to sustain high voltage reverse biases.

A hexagonal geometry is employed in order to reduce the forward voltage drop by reducing the current density. This geometry maximizes the use of the circular area of the DO-5 package while allowing the wafer to be diced easily and by conventional means. See Figure 1.
3.2 Voltage Design

The requirement that the device endure a peak non-repetitive reverse voltage of 1.25 times the blocking voltage of 1000 volts or 1250 volts without undergoing bulk breakdown will be met by using 35 ohm-cm starting (intrinsic) material. Figure 2, taken from Reference 1, indicates 35 ohm-cm silicon, with a donor concentration of $1.5 \times 10^{14}$ atoms/cc, will allow a reverse voltage of between 1600 and 1700 volts when the junction is 140 microns deep, which is the case with this device.

For a diffused (graded) junction, the required depletion region thickness is given by the following formula:

$$d = (12 KE_0 V_{BD}/qa)^{1/3}$$

where

- $a = \text{the grade constant of a diffused junction}$
- $d = \text{total depletion layer thickness}$
- $\varepsilon_0 = \text{permittivity of free space} = 55.4 \text{ electron charges/volt-micron}$
- $K = \text{dielectric constant of silicon} = 12$
- $q = \text{electron charge} = 1.6 \times 10^{19} \text{ coulombs}$
- $N_D = \text{density of donor atoms in 35 ohm-cm N-type silicon} = 1.5 \times 10^{14} \text{ atoms/cc}$
- $V_{BD} = \text{the breakdown voltage} = 1250 \text{ volts}$
IONIZATION CONSTANTS

(1) Waserlian
(2) Hall & Van Overstreeten
(3) Lee et al

FIGURE 2
Avalanche Breakdown
Surface Concentration 10^10
X, 70 Microns

Volts

1000

10^3

1.3

2

2.3

3

6

7

8

9

10

10^14

2.5

3

10^15

Background Concentration Attn/cm^3
The calculation of the depletion layer yields a thickness of 92 microns. The region depleted of carriers lies partly in the P+ layer and partly in the intrinsic layer.

Our initial estimate of 106 microns was found from the expression for the required width of a step (non-graded) junction:

\[ d = \left( \frac{2\varepsilon_0 V_{BD} \phi N_D}{q} \right)^{1/2} \]

This provided a good estimate, later revised as data (Table 1) indicated that this width was too large.
<table>
<thead>
<tr>
<th>Lot No.</th>
<th>Intrinsic Thickness (microns)</th>
<th>VBD (volts)</th>
</tr>
</thead>
<tbody>
<tr>
<td>001</td>
<td>43 - 56</td>
<td>1000</td>
</tr>
<tr>
<td>002</td>
<td>56 - 58</td>
<td>1100</td>
</tr>
<tr>
<td>006</td>
<td>74 - 86</td>
<td>1140</td>
</tr>
<tr>
<td>007</td>
<td>74 - 86</td>
<td>1090</td>
</tr>
<tr>
<td>008</td>
<td>76 - 81</td>
<td>1175</td>
</tr>
<tr>
<td>009</td>
<td>81 - 89</td>
<td>1290</td>
</tr>
</tbody>
</table>
Figure 3  Breakdown voltage curves
Figure 4 — Depletion layer thickness curves

Junction capacitance in μF/cm² for germanium
Junction capacitance in μF/cm² for silicon
Total depletion layer thickness in centimeters

Fig. 21 — Chart for use in range $3 \times 10^{-4}$ to $3 \times 10^{-3}$, gaussian distribution.
Figures 3 and 4, from reference 2, indicate that for a junction depth of 140 microns and surface concentration of $2.5 \times 10^{19}$ atoms/cc, 15% of the depletion region lies in the $P^+$ layer and the intrinsic layer should be at least 85% of 92 microns or 78 microns thick to block 1250 volts.

Table 1 shows the average breakdown voltage and intrinsic layer thickness for several diffusion lots produced for this contract.

Equation (1) assumes device failure will occur due to avalanche breakdown within the bulk of the device. However, the use of a standard straight wall mesa would limit the voltage breakdown to 800 to 900 volts as the device will fail at the edge of the junction due to the higher field there. Therefore, the positive beveled mesa structure in Figure 6 is mandatory for our high voltage requirement. A planar device in Figure 7, produced by $P$ diffusion in an $N$-
\( \alpha \) = bevel angle

\( p^+ \)-\( N_i \)-\( N^+ \) Junction with a Positive Bevel

Figure 6
starting material has such concentration of the electric field (during reverse bias) at the corners that typically 30\% of the blocking voltage is lost at 1000 volts. The structure in Figure 6 has a positive bevel on the edge as measured from N- to P+. This is produced by groove etching from the intrinsic side. This positive bevel assures that the avalanche breakdown voltage will be the maximum allowed by the starting resistivity and diffusion profile, i.e., it will occur inside the device and not on the edge. This is shown by the following brief analysis. See Reference 3.

Avalanche breakdown occurs in a diffused junction when the applied voltage raises the internal electric field in the device to the critical field \( E_C \); the maximum value that can be sustained in silicon (approximately 30 volts/micron) before releasing electrons from the next lowest valence level. The field arises due to carrier migration in the N and P regions towards the + and - electrodes respectively, which leaves a charged region behind to block conduction across the junction. The charged region

Figure 7 Planar structure junction
will follow the doping profiles away from the junction until $E_c$ is reached.

The total charge on either side of the junction is the same, however, since the highest charge density occurs on the P side due to the steepness of the diffusion profile (Figure 8) this region will predominate at $E_c$. The local field is determined by integrating the charge density divided by the distance squared. See Figure 9.

Figure 8  Charge density profile

Figure 9  Electric field diagram 1
Considering a point Y far from the edge, by lateral symmetry the normal field \( E_n \) is composed of equal contributions from both regions A and B. If the point Y is moved to the edge, or region B removed, the normal field should be half of the applied field \( E_0 \), \( E_n = E_0 / 2 \). See Figure 10.

![Electric field diagram II](image_url)

Since region B is gone, there exists a laterally unbalanced parallel field \( E_{\|} \) at the point Y also. (We are considering only the P region since the field gradient is much higher there.) Make two assumptions for simplicity; 1) the width of the field in the P region is small compared to the depletion layer width, and 2) the charge density in the P region is uniform in both the parallel and normal directions. Then by symmetry, \( E_{\|} = E_0 \) and \( E_{\|} = 2E_n \). The vector sum is in a direction 60° to the normal and of magnitude \( 11 \times E_0 \). Actually, since the charged P region is not uniform, the highest field sum will exceed this value and the angle will be somewhat greater. To assure a minimum field on the edge, the bevel, or edge angle of the moat, should be 60° to the junction, i.e.,
perpendicular to the field since edge passivation material (glass) will prevent current flowing through the air.

3.3 Reverse Recovery Time

The relations between the specified rate of decay of the current, \( \frac{df}{dt} \), the reverse recovery time, \( t_{rr} \), and the carrier lifetime, \( \tau \), are given by solving

\[
QR = \frac{1}{2} \tau \left( \frac{df}{dt} \right)
\]

where \( QR = \int_{0}^{t_{rr}} i(t) dt \) is the recovery charge and the JEDEC test requires that \( \frac{df}{dt} = 25 \times 10^6 \) amps/second while \( t_{rr} \) is specified to be \( 200 \times 10^{-9} \) seconds. See Figure 11.

---

**Figure 11** Reverse recovery time
\[ Q_R = \int_0^{t_{RR}} (dI_F/dt) dt = \frac{(t_{RR})^2}{2} (dI_F/dt) \]

\[ = 5 \times 10^{-7} \text{ coulombs} \]

by (3)

\[ \tau = (\frac{2QR}{dI_F/dt})^{\frac{1}{2}} = 2 \times 10^{-7} \text{ seconds} \]

is the required carrier lifetime.

It has been shown that high-energy radiation of silicon devices displaces silicon atoms from their normal lattice positions forming vacancies and interstitial defects. These defects act as recombination centers for electrons and holes with an energy within the forbidden range (gap) of silicon, which effect the lifetime of carriers in silicon.

The effect of electron radiation on the recombination of carriers is given by the following formula:

\[ R = R_0 + KT\phi \]

where

\[ R = \text{the post-irradiation recombination rate, sec}^{-1} \]
\[ R_0 = \text{the pre-irradiation recombination rate, sec}^{-1} \]
\[ K_T = \text{the carrier lifetime damage factor, cm}^2/\text{sec} \]

and

\[ \phi = \text{the radiation dose, electrons/cm}^2 \]

Since the recombination rate is the inverse of the carrier lifetime, (5) may be stated as

\[ \frac{1}{\tau} = \frac{1}{\tau_0} + K_T \phi \]

where

\[ \tau = \text{post-irradiation lifetime} \]

and

\[ \tau_0 = \text{initial lifetime} \]

As the radiation dose, \( \phi \), is increased, the initial lifetime, \( \tau_0 \), becomes less important.
The following are the advantages of the high-energy radiation technique in controlling the lifetime of silicon diodes: 1) irradiation may be performed on dice alone, 2) there is approximately 80% less reverse leakage at 150°C than for a gold diffused diode with the same $t_{rr}$ and 3) radiation provides a spatially homogeneous distribution of lifetimes throughout the diode. Radiation has proven to be the most controllable process for lifetime reduction.

Two sets of sixteen dice, each from lot NASA-007 were sent out for beta radiation. One set received 12 megarads and the other 16 megarads to provide data points from which to interpolate the correct radiation dose. (Tables 2 and 3) The results indicate that a radiation dose of 14 megarads may be routinely used. This dose produces devices with a high $V_F$ and low $t_{rr}$. Adjusting the time and temperature of the rerlow furnace used during the assembly in the DO-5 package allows the correct $V_F$ to be achieved while retaining a satisfactory $t_{rr}$. 
<table>
<thead>
<tr>
<th>Device Number</th>
<th>$V_F$ @ 50A (Volts)</th>
<th>$V_R$ @ 500μA (Volts)</th>
<th>$t_{rr}$ (Nanoseconds)</th>
</tr>
</thead>
<tbody>
<tr>
<td>168</td>
<td>1.35</td>
<td>1300</td>
<td>250</td>
</tr>
<tr>
<td>169</td>
<td>1.33</td>
<td>1270</td>
<td>200</td>
</tr>
<tr>
<td>170</td>
<td>1.32</td>
<td>1120</td>
<td>250</td>
</tr>
<tr>
<td>171</td>
<td>1.24</td>
<td>1000</td>
<td>250</td>
</tr>
<tr>
<td>172</td>
<td>1.27</td>
<td>1260</td>
<td>225</td>
</tr>
</tbody>
</table>

Table 2: Forward voltage drop, blocking voltage and reverse recovery time of lot NASA-007 devices radiated with 12 megarads β radiation.

(After packaging)
<table>
<thead>
<tr>
<th>Device Number</th>
<th>$V_F \ (50A)$</th>
<th>$V_R \ (500\mu A)$</th>
<th>$t_{rr}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>174</td>
<td>1.42</td>
<td>1260</td>
<td>175</td>
</tr>
<tr>
<td>175</td>
<td>1.38</td>
<td>1000</td>
<td>175</td>
</tr>
<tr>
<td>176</td>
<td>1.60</td>
<td>750</td>
<td>175</td>
</tr>
<tr>
<td>177</td>
<td>1.31</td>
<td>1240</td>
<td>175</td>
</tr>
<tr>
<td>178</td>
<td>1.25</td>
<td>1100</td>
<td>200</td>
</tr>
</tbody>
</table>

Table 3: Forward voltage drop, blocking voltage and reverse recovery time of lot NASA-007 devices radiated with 16 megarads $\beta$ radiation. (After packaging)
3.4 Forward Voltage Drop

The voltage drop across the diode in the forward mode consists of five components: $N^+\text{-}N$ junction, $V_O$, $P^+\text{-}N_i$ junction, $V_1$, and the three regions ($N^+$, $N_i$, $P^+$) $V_N$, $V_i$, $V_P$. See Figure 12.

\[ V_F = V_O + V_1 + V_N + V_i + V_P \]
Figure 12  Forward voltage drop

The following analysis is similar to the one found in Reference (4).

The symbols are defined as follows:

\[ d = \text{the width of the } N^+ \text{ region} = 25 \text{ microns} \]
\[ g = \text{the width of the } P^+ \text{ region} = 137 \text{ microns} \]
\[ w = \text{the width of the intrinsic region} = 90 \text{ microns} \]
\[ q = \text{the electron charge} = 1.6 \times 10^{-19} \text{ coulombs} \]
\[ D = \text{the diffusion coefficient for holes and electrons at high carrier concentration, assumed equal} = 6.5/\text{cm}^2\cdot\text{sec} \]
\[ J = \text{the forward current density} = 125 \text{ amps/cm}^2 \approx 50 \text{ amps} \]
\[ N_{10} = \text{the intrinsic carrier density} = 1.5 \times 10^{14} \text{ atoms/cc} \]
\[ N_0 = \text{the thermal equilibrium carrier concentration of the } N^+ \text{ region} = 6.5 \times 10^{19} \text{ atoms/cc} \]
\[ P_0^+ = \text{the thermal equilibrium carrier concentration of the } P^+ \text{ region} = 1.44 \times 10^{19} \text{ atoms/cc} \]

\[ \Theta = \frac{q}{kT} = 38.6 \text{ volts}^{-1} \]

\[ \tau = \text{the carrier lifetime} = 2 \times 10^{-7} \text{ seconds} \]

\[ \mu = \text{the mobility of electrons and holes, assumed equal} = 250/\text{cm}^2\text{sec volt} \]

At the \( N^+ - N \) region, the voltage drop is given by

\[ V_0 = \frac{1}{\Theta} \ln \left( \frac{JdNO^2}{2N^+_0qD} \right) \]

where
\[ J_p = \text{the hole current} = qDNO^2/\Theta = J/2 \]

and
\[ \eta^2_0 = \frac{N^+_0e^{2\Theta V_0}}{N^2_0} \]

is the concentration imbalance coefficient for this region.

At the \( N_i - P^+ \) junction, the voltage is given by

\[ V_1 = \frac{1}{\Theta} \ln \left( \frac{JgP^+_0/2qDNiO^2}{2} \right) \]

where
\[ J_n = \text{the electron current} = qDPO^2/\Theta = J/2 \]

and
\[ \eta^2_1 = \frac{NiO^4}{2p^2N^+2} \]

is the concentration imbalance coefficient for the junction.

\( V_0 \) and \( V_1 \) from (11) and (4) may be summed to give the total drop across the 2 regions, \( V_j \):

\[ V_j = V_0 + V_1 = \frac{1}{\Theta} \ln \left( \frac{J (gdP^+_0N^+_0)^{1/2}/2qDNiO^2}{2qDNiO^2} \right) \]

In our case the voltage across both junctions, \( V_j = 0.542 \) volts.

The current through the \( N^+ \) region is

\[ J = 2q\mu N(x)E(x) \]
Integrating the electric field, \( E(x) \) yields \( V_N \)

\[
(16) \quad V_N = \int_0^d E(x) \, dx = \int_0^d J \, dx = \frac{3.2 \times 10^{-5}}{2q \mu N_0^+} \text{ volts.}
\]

Similarly, the voltage drop through the \( p^+ \) region is

\[
(17) \quad V_p = \int_0^g J \, dx = \frac{7.01 \times 10^{-3}}{2q \mu p_o^+} \text{ volts.}
\]

The voltage drop through the intrinsic region is again the integral of the electric field, which is a function of the carrier concentration, which varies through the region.

\[
(18) \quad V_I = \frac{J}{2q \mu} \int_0^w dx \int_0^N(x) \text{ volts.}
\]

There are 2 functions giving the concentration for each of the two sides of the intrinsic region. See Figure 13.

![Figure 13](image-url)
At point A, the concentrations given by the two functions are equal and so point A is the transition between the 2 functions.

In region 1,

\[ N_1(t) = N_0^+ e^{-t_1/\tau} \]

is the concentration of carriers on the N⁺ side of the intrinsic region as a function of the carrier's time in the region, \( t_1 \), and the carrier lifetime, \( \tau \).

In region 2,

\[ N_2(x) = P_0^+ e^{-t_2/\tau} \]

is the concentration of carriers on the P⁺ side of the intrinsic region as a function of the carrier's time in the region, \( t_2 \), and the carrier lifetime, \( \tau \).

which represent exponential decay of carriers from both sides.

The concentrations of holes and electrons are assumed equal in the intrinsic region. The time in the region, \( t \), is given by the distance traveled, \( x \), divided by the average velocity of the carriers, \( \bar{v} \), \( t_1 = x_1/\bar{v} \). The average velocity is the current divided by the concentration and carrier charge, \( \bar{v} = J/qN_1(x) \). Therefore, in region 1, \( t_1 = qx_1N_1(x)/J \) and by the same reasoning in region 2, \( t_2 = qx_2N_2(x)/J \).

\( x_1 \) is the distance from the N⁺ boundary and so is just \( x \), \( x_2 \) is the distance from the P⁺ boundary given by \( (w-x) \). We have \( t_1 = qxN_1(x)/J \) and \( t_2 = q(w-x)N_2(x)/J \).
These give

\[ N_1(x) = N_0^+ \exp(-qxN_1(x)/Jt) \quad \text{for } x < A \]

and

\[ N_2(x) = N_0^+ \exp(-q(w-x)N_2(x)/Jt) \quad \text{for } x > A \]

These may be approximated by

\[ N_1(x) = \frac{N_0^+}{1+qN_0^+(x-w)/Jt} \]

and

\[ N_2(x) = \frac{N_0^+}{1-qP_0^+(x-w)/Jt} \]

which, when placed in (18) and integrated, yield

\[ V_i = \frac{J}{2qu} \int_0^w \frac{dx}{N(x)} = \frac{J}{2qu} \left( \int_0^A \frac{dx}{N_1(x)} + \int_A^w \frac{dx}{N_2(x)} \right) \]

\[ = \frac{J}{2qu} \left( \frac{w}{2P_0^+} + \frac{w}{2N_0^+} + \frac{qw^2}{4Jt} \left( \frac{N_0^+}{P_0^+} \right) \right) \]

since \( A = \frac{w}{2} \) to within a percent

therefore \( V_i = 0.836 \) volts and

\[ V_F = 0.518 + 0.00006 + 0.00152 + 0.836 = 1.355 \text{ volts} \]

at \( I_F = 50 \text{ amps} \)

This voltage is less than that measured across the assembled device at 50 amps which is typically 1.5 volts. The discrepancy may be accounted for by several factors. The ohmic contacts between the chip and the stud, the top contact and chip and the top contact and cap crimp may add 200-300 mv, while the lifetime reducing radiation tends to increase intrinsic resistivity 20-50% due to lattice damage. This increase is in addition to that caused by shortening the carrier lifetime, \( \tau \).
3.5 Trade-offs

The major electrical characteristics (forward voltage drop, blocking voltage and reverse recovery time) of this device are interdependent. Both the forward voltage drop and the blocking voltage are functions of the intrinsic layer thickness. The peak reverse voltage required determines this thickness and so its contribution to the forward voltage. A lower blocking voltage will give a device a lower forward voltage as seen from Table 1.

A critical trade-off exists between the forward voltage drop and the reverse recovery time. They are inversely coupled; as reverse recovery time decreases, forward voltage increases. The radiation that reduces lifetime disrupts the crystal lattice and so raises the forward voltage. Time spent at temperatures above the annealing temperature of silicon reverses this damage, thereby raising \( t_{rr} \) and lowering \( V_F \). This trade-off was advantageous as devices initially too fast and with a \( V_F \) too large were reannealed to bring both parameters to acceptable levels.

A third trade-off exists between blocking voltage and \( t_{rr} \) since \( t_{rr} \) is a function of \( Q_R \), the charge stored in the device after the forward current ceases. The thick intrinsic layer of high voltage devices holds much of this charge and therefore a lower voltage device with a thinner intrinsic layer will be faster than a higher voltage device, all else being the same.
4. WAFFER PROCESSING

4.1 Diffusion and Lap & Polish

The P+/N-/N+ device profile is formed on 35-40 ohm cm n-type neutron doped silicon material.

Using spin-on liquid boron source, P+ layers are diffused simultaneously on both sides of the wafer. To achieve the required 5.4 mil junction depth, drive-in diffusion is performed at 1250°C for 264 hours.

The P+ layer is removed from one side of the wafer by mechanical lapping, followed by chemical polishing to provide adequate surface finish for subsequent moat and cathode geometry formations. The intrinsic material thickness target is 4.5 mils, resulting in 9.9 mils thick wafers after lap and polish.

The N+ cathode layer is diffused using POC13 source during one hour deposition at 1130°C, followed by drive-in diffusion targeted for 1 mil N+ depth on 7.5 mil thick intrinsic N+ region. See Figure 14.

4.2 Positive Bevel Moat

By standard photoresist and masking techniques the moat geometry (Dgw. No. 100003-11, mask No. 2) is defined on the cathode side of the wafer. Silicon dioxide is removed from that area and approximately 5 mil deep moat is etched to form the positive
bevel junction. Figures 6 and 14.

4.3 Glass Passivation

High temperature glass, suspended in a binder, is deposited in the freshly etched and cleaned moat. In a two step furnace processing the binder is burned off and the glass is fired at 730°C and fused to the walls of the moat. To assure complete and continuous glass passivation of the high voltage junction, the glass deposition and firing process is performed twice.

4.4 Metallization

A metallization process that is compatible with glass passivated junctions and provides solderable contacts to cathode and anode has been developed. These contacts have series voltage drops comparable to the standard aluminum and gold contact systems.

The new metallization is a tri-metal system, consisting of aluminum, titanium and nickel. The metals are evaporated in a high vacuum equipment. Aluminum is deposited first. A thin layer of titanium is flashed on the aluminum to act as a binder between the aluminum and nickel. A layer of nickel provides the solderable contact. The cathode contact areas are defined by standard photoresist and masking (Dwg. No. 100003-11, mask No. 3) techniques and selective etching. On the anode side of the wafer a continuous metallization of the same system is deposited.
The contacts are sintered in a nonoxidizing ambient to establish low resistance ohmic contacts between the aluminum and silicon surfaces.

4.5 Wafer Test and Dicing

To complete the wafer processing, 100% wafer probing is performed to test for minimum acceptable blocking voltage.

The wafers are diamond saw cut into the hexagonal geometry dice, sorted for electrical and mechanical acceptance and delivered for assembly.
1. STARTING MATERIAL WAFER NEUTRON DOPED N-TYPE SILICON

2. BORON DEPOSITION AND DRIVE IN DIFFUSION

3. SINGLE SIDE LAP & POLISH OXIDATION (ONE SIDE)

4. PHOSPHORUS DEPOSITION AND DRIVE-IN DIFFUSION

5. PHOTORESIST MASK, OXIDE AND MOAT FORMATION ETCH

6. HARD GLASS PASSIVATION IN THE MOAT

7. CONTACT PHOTORESIST AND OXIDE ETCH

8. ANODE AND CATHODE FOUR LAYER METALLIZATION

FIGURE 14
5. ENCAPSULATION

5.1 Package

The device is encapsulated in JEDEC standard DO-5 assembly, utilizing soft solder reflow process and hermetically sealed by resistance welded cap. The diode is assembled in the reverse polarity, i.e., DO-5 stud is the anode and the cap terminal is the cathode.

The specifications of the assembly components are detailed in the following drawings:

- DO-5 stud - Impex, i404
- DO-5 cap - 50-0016
- Moly tab, cathode - 50-0003-4
- Moly tab, anode - 50-0003-3
- Internal lead - 50-0011
- Solder preform, cathode - 50-0004-7
- Solder preform, anode - 50-0004-6

5.2 Assembly

In one-pass solder reflow process the die is mounted on the nickel plated stud platform and the internal lead attached. For improved coefficient of expansion matching between the silicon material and copper electrodes, molybdenum back-up plates are
utilized. Indalloy preforms from Indium Corporation of America form the metallurgical bond between the nickel plated assembly components. Figure 15.

The reflow process assembly is performed in a BTU belt furnace. The graphite assembly fixture (Dwg. 50-0010), that serves as the parts carrier through the furnace, is designed for an "upside-down" positioning of components where the DO-5 stud serves also as the weight during the reflow process. After the assembly furnace pass, the glass passivated moat region of the die is coated with Dow Corning high voltage junction coating No. 643. Prior to capping, Dow Corning RTV 3140 is applied for additional insulation and protection against possible weld arcing during capping.

The assembly is completed into a hermetically sealed unit by resistance welding the cap to the DO-5 stud. This operation is performed in dry nitrogen ambient, achieving inert conditions inside the encapsulation cavity. Gross leak test is performed for 100% of the devices. The cathode terminal extending through the glass to metal seal of the cap is tin plated for good solderability.
SOLDER REFLOW ASSEMBLY

REVERSE POLARITY

DIODE

SECTION A-A

APPROXIMATE SCALE 10:1

FIG. 15

ORIGINAL PAGE IS OF POOR QUALITY
5.3 Polarity Trade-off

The initial proposal specified a normal polarity assembly, i.e., cathode mounted on the DO-5 stud and the cap terminal serving as the anode contact. (Figures 16 & 17) A large number of the assembled 1000-1400 volt units exhibited corona effect between the positive bevel moat region and the moly cathode back-up plate. The use of Dow Corning high voltage semiconductor junction coating No. 643 had only limited success because of the narrow access spacing between the surfaces to be isolated.

This problem could not be reliably eliminated without a major change in the DO-5 stud design; therefore, it was agreed that the contract be completed on time with the diode assembled in the reverse polarity, as shown in Figure 15 and described in the assembly process.

The DO-5 stud base that is proposed for the normal polarity assembly to be investigated, is available from the Nipert Company as P/N 068-8903-05. The pedestal of the cold formed copper stud with the brazed molybdenum back-up plate provides 0.060 inch clearance between the main body of the stud and the surface area of the silicon die extending over the pedestal. This clearance provides sufficient space for applying high voltage dielectric coating to the exposed surfaces of the silicon die and the cathode stud, thereby eliminating arcing. Figure 18.
For close-up cross section see Figure 5.

Figure 46

Original page is of poor quality
CLOSE-UP CROSS SECTION FROM FIGURE 16.

MOLYBDENUM

P+ SILICON DIE

MOLYBDENUM

COPPER STUD

- HARD GLASS
- SOLDER

FIGURE 37
NORMAL POLARITY ASSEMBLY
(MODIFIED VERSION)

FIGURE 18.
5.4 High Voltage Cap

New DO-5 cap designed to comply with Underwiter's Laboratories specifications for high voltage devices has been designed (Dwg. No. 50-0017) and fabrication funded by Power Transistor Company. The standard DO-5 glass-to-metal seal is replaced by ceramic-to-metal assembly. This design provides insulation between the anode and the cathode of 0.625 inch minimum surface length in any direction.
5.5 Thermal Ratings

Junction temperature is determined by the total power dissipation in the device $P_T$, the ambient or case temperature $T_C$, and the thermal resistance $\theta_{JC}$ from junction to case.

\[
T_J = T_C + \theta_{JC} P_T
\]

The basic equation for the conduction of thermal energy is

\[
Q = \frac{KA}{L} \Delta T = \frac{KA}{L} (T_1 - T_2)
\]

where $Q$ = heat flow/unit of time

$K$ = thermal conductivity constant, W/cm, $^\circ$C

$A$ = area of thermal path, cm$^2$

$L$ = length of thermal path, cm

$T_1$ = temperature of heat source, $^\circ$C

$T_2$ = temperature of heat sink, $^\circ$C

rewritten (27)

\[
Q = \frac{T_1 - T_2}{L/KA} = \frac{T_1 - T_2}{L}
\]

and

\[
\theta = \frac{L}{KA}
\]

The thermal spreading is taken into consideration by applying the following equation for circular geometry:

\[
\theta_{circle} = \frac{L}{K \cdot (r^2 + rL)}
\]

where $r$ = radius of the circle
The equivalent diagram in Figure 19 shows the thermal conductive path considered and the calculated theoretical values of each thermal resistance element.

\[ T_1 \text{- heat source} \]

\( \text{OSi die} = 0.079 \, ^\circ\text{C/W} \)

\( \text{OSolder} = 0.016 \, ^\circ\text{C/W} \)

\( \text{OMoly} = 0.037 \, ^\circ\text{C/W} \)

\( \text{OSolder} = 0.016 \, ^\circ\text{C/W} \)

\( \text{OCu stud} = 0.230 \, ^\circ\text{C/W} \)

\[ T_2 \text{- heat sink} \]

Figure 19  Thermal resistance, equivalent diagram

The resulting junction to case thermal resistance, \( \theta_{JC} \) is 0.33 \( ^\circ\text{C/W} \)
6. TEST

6.1 Test Plan

1. Expose all diodes to 1000A non-repetitive peak surge current

2. Screen on Mastech 216 automatic tester for
   a) $I_R = 100 \mu A \text{ MAX. @ 1000v}$
   b) $V_F = 1.51v \text{ MAX. @ 50A}$

3. Serialize and trademark

4. Read and record reverse recovery time at $T_C = 100^\circ C$

5. Read and record forward voltage at $I_F = 50A$

6. Read and record DC blocking voltage at $T_C = 25^\circ C$ and $T_C = 150^\circ C$

7. Read and record maximum reverse current at rated $V_{RRM}$ and $T_C = 250^\circ C$ and $T_C = 150^\circ C$

8. Select deliverable diodes that meet the "specifications"

9. Select samples and generate characteristic curves for
   a) capacitance versus reverse voltage
   b) forward voltage versus forward current
   c) reverse current versus reverse voltage as a function of temperature

The required specification read and record data of the deliverable diodes is tabulated in Table 4. The test equipment and procedures of the tests are discussed in the following paragraphs.
6.2 Non-Repetitive Peak Surge Current, $I_{FSM}$

As a potentially destructive test $I_{FSM}$ has been performed to screen all devices prior to serializing and performing any other tests. All devices were exposed to 1100A half-cycle surge to insure compliance with the 1000A requirement.

The major components of the peak surge test equipment are:

- high current variac, SCR and SCR pulse firing circuit, transformer with a high current secondary, current sensing resistor, and oscilloscope, connected as shown in Figure 20.

![Test Circuit Block Diagram](image)

Figure 20
Test Circuit Block Diagram
The device under test is clamp-held in a safety test fixture, Figure 21, while a high current pulse, triggered by the SCR firing circuit, is applied. The amplitude of the current pulse is determined by observing the voltage pulse across the non-inductive one milliohm resistor in series with the diode, as displayed on the oscilloscope. Figure 22. The variac is adjusted for the required pulse amplitude.

Following the high current surge test, a survivor screening test was performed using Mastech 216 automatic tester. At room temperature the diodes were tested for

\[
I_R = 100 \mu A \text{ MAX} @ 1000 \text{ volts} \\
V_F = 1.51v \text{ MAX} @ 50A
\]

Units that passed the series of tests were serialized for the subsequent read and record tests.

6.3 Reverse Recovery Time, \( t_{rr} \)

The reverse recovery test was performed in a JEDEC type test circuit.

The current through the diode is reduced at a rate of 25A/sec. When the sign of the current through the diode changes, zero reference line is established. The measurement of the reverse recovery time is made from that point \( t_0 \) to its maximum negative value \( t_1 \) and to the approximate point where the reverse current has returned to 10% of its maximum value, \( I_{RM(REC.)} \). See Figure 23.

The diodes were stabilized at 100\(^\circ\)C in an oven. Using the reverse recovery test circuit, set at \( I_F = 50A \) and \( dI/dt = 25A/\mu sec \).
Figure 21

DIODE TESTING FIXTURE

AIR CYLINDER
POWER LEAD
SENSE LEAD
DUAL ACTUATORS
HOLDING FIXTURE

ACTUATOR
DIODE
POWER LEAD
AIR CYLINDER

ORIGINAL PAGE IS OF POOR QUALITY
Figure 22  Peak surge current pulse
the $t_{rr}$ was read on Tektronix 465 oscilloscope and recorded for each unit.

The $t_{rr}$ test utilizes Tektronix CT5 high current transformer with P6021 current probe. During the performance and the evaluation of the test it was determined that the response limitations of the probe resulted in some loss of accuracy in the oscilloscope reading. Due to some saturation at 50A and even lower current levels the zero reference line is shifted slightly from the initial setting, causing an error in the reading. The upper limit of the probe frequency response rating (20MHz), reduces the accuracy of the time measurement during the very fast recovery from $t_1$ to $t_2$, Figure 23. At 20 MHz, the period is 50ns, and the accuracy of reading the time during that segment of recovery is limited to about 100ns. Figure 24.

To eliminate the inaccuracy of this test, new test equipment is being designed to read the current in terms of a voltage directly across a non-inductive resistor in series with the diode under test.

To indicate the true performance of the device, two data points have been logged:

$t_1$ - the time from the sign change of the recovery current at $t_0$ to its maximum negative value,

$t_2$ - the time from $t_0$ to the approximate point where the reverse recovery current has returned to 10% of its maximum value. See Figures 23 and 24.
Figure 23 - Reverse recovery waveform
Figure 24 Typical $T_{rr}$ waveforms
<table>
<thead>
<tr>
<th>Device No.</th>
<th>V_F @ 50A Volts</th>
<th>V_R @ 500μA T_C = 25°C Volts</th>
<th>V_R @ 5mA T_C = 150°C Volts</th>
<th>I_R @ 1000V 800V</th>
<th>I_R @ 150°C 1000V</th>
<th>T_F from 50A di/dt = 25A/μsec @ 100°C, t1/t2 nsec</th>
</tr>
</thead>
<tbody>
<tr>
<td>002</td>
<td>1.49</td>
<td>1225</td>
<td>1350</td>
<td>2</td>
<td>350</td>
<td>450</td>
</tr>
<tr>
<td>010</td>
<td>1.40</td>
<td>1330</td>
<td>1280</td>
<td>3</td>
<td>300</td>
<td>350</td>
</tr>
<tr>
<td>012</td>
<td>1.39</td>
<td>1350</td>
<td>1260</td>
<td>2</td>
<td>250</td>
<td>300</td>
</tr>
<tr>
<td>013</td>
<td>1.32</td>
<td>1200</td>
<td>1280</td>
<td>2</td>
<td>150</td>
<td>200</td>
</tr>
<tr>
<td>014</td>
<td>1.50</td>
<td>1290</td>
<td>1300</td>
<td>3.5</td>
<td>450</td>
<td>500</td>
</tr>
<tr>
<td>019</td>
<td>1.46</td>
<td>1340</td>
<td>1380</td>
<td>1.5</td>
<td>1000</td>
<td>1200</td>
</tr>
<tr>
<td>020</td>
<td>1.44</td>
<td>1345</td>
<td>1180</td>
<td>6</td>
<td>1350</td>
<td>1600</td>
</tr>
<tr>
<td>024</td>
<td>1.30</td>
<td>1370</td>
<td>1280</td>
<td>1.5</td>
<td>750</td>
<td>800</td>
</tr>
<tr>
<td>026</td>
<td>1.44</td>
<td>1160</td>
<td>1285</td>
<td>2</td>
<td>700</td>
<td>900</td>
</tr>
<tr>
<td>027</td>
<td>1.41</td>
<td>1390</td>
<td>1180</td>
<td>5</td>
<td>1200</td>
<td>1350</td>
</tr>
<tr>
<td>029</td>
<td>1.48</td>
<td>1350</td>
<td>1300</td>
<td>2.5</td>
<td>750</td>
<td>900</td>
</tr>
<tr>
<td>033</td>
<td>1.46</td>
<td>1340</td>
<td>1260</td>
<td>2</td>
<td>1000</td>
<td>1250</td>
</tr>
<tr>
<td>036</td>
<td>1.48</td>
<td>1360</td>
<td>1410</td>
<td>4</td>
<td>900</td>
<td>1000</td>
</tr>
<tr>
<td>038</td>
<td>1.50</td>
<td>1330</td>
<td>1400</td>
<td>10</td>
<td>1000</td>
<td>1200</td>
</tr>
<tr>
<td>039</td>
<td>1.50</td>
<td>1225</td>
<td>1280</td>
<td>9</td>
<td>1100</td>
<td>1300</td>
</tr>
<tr>
<td>040</td>
<td>1.53</td>
<td>1320</td>
<td>1200</td>
<td>8</td>
<td>1300</td>
<td>1400</td>
</tr>
<tr>
<td>044</td>
<td>1.49</td>
<td>1160</td>
<td>1180</td>
<td>12</td>
<td>1000</td>
<td>1300</td>
</tr>
<tr>
<td>045</td>
<td>1.42</td>
<td>1315</td>
<td>1350</td>
<td>5</td>
<td>500</td>
<td>600</td>
</tr>
<tr>
<td>047</td>
<td>1.37</td>
<td>1195</td>
<td>1160</td>
<td>1.5</td>
<td>500</td>
<td>650</td>
</tr>
<tr>
<td>048</td>
<td>1.41</td>
<td>1300</td>
<td>1200</td>
<td>2</td>
<td>600</td>
<td>750</td>
</tr>
<tr>
<td>049</td>
<td>1.46</td>
<td>1215</td>
<td>1240</td>
<td>12</td>
<td>1100</td>
<td>1300</td>
</tr>
<tr>
<td>050</td>
<td>1.52</td>
<td>1190</td>
<td>1300</td>
<td>3</td>
<td>1000</td>
<td>1200</td>
</tr>
<tr>
<td>051</td>
<td>1.51</td>
<td>1160</td>
<td>1240</td>
<td>10</td>
<td>750</td>
<td>1000</td>
</tr>
<tr>
<td>052</td>
<td>1.48</td>
<td>1360</td>
<td>1350</td>
<td>2.5</td>
<td>900</td>
<td>1100</td>
</tr>
<tr>
<td>053</td>
<td>1.52</td>
<td>1340</td>
<td>1300</td>
<td>10</td>
<td>850</td>
<td>1000</td>
</tr>
<tr>
<td>054</td>
<td>1.51</td>
<td>1325</td>
<td>1340</td>
<td>7</td>
<td>700</td>
<td>900</td>
</tr>
<tr>
<td>056</td>
<td>1.44</td>
<td>1140</td>
<td>1265</td>
<td>2</td>
<td>700</td>
<td>900</td>
</tr>
<tr>
<td>058</td>
<td>1.42</td>
<td>1130</td>
<td>1200</td>
<td>8</td>
<td>1800</td>
<td>2500</td>
</tr>
<tr>
<td>059</td>
<td>1.38</td>
<td>1200</td>
<td>1260</td>
<td>6.5</td>
<td>2200</td>
<td>2500</td>
</tr>
<tr>
<td>060</td>
<td>1.42</td>
<td>1250</td>
<td>1280</td>
<td>6</td>
<td>1100</td>
<td>1400</td>
</tr>
<tr>
<td>061</td>
<td>1.45</td>
<td>1320</td>
<td>1350</td>
<td>2</td>
<td>700</td>
<td>850</td>
</tr>
<tr>
<td>062</td>
<td>1.54</td>
<td>1290</td>
<td>1260</td>
<td>5.5</td>
<td>2000</td>
<td>2300</td>
</tr>
<tr>
<td>066</td>
<td>1.37</td>
<td>1275</td>
<td>1330</td>
<td>4</td>
<td>700</td>
<td>900</td>
</tr>
<tr>
<td>067</td>
<td>1.45</td>
<td>1280</td>
<td>1380</td>
<td>3.5</td>
<td>1400</td>
<td>1700</td>
</tr>
<tr>
<td>068</td>
<td>1.42</td>
<td>1320</td>
<td>1340</td>
<td>2</td>
<td>850</td>
<td>1100</td>
</tr>
</tbody>
</table>

Table 4
<table>
<thead>
<tr>
<th>Device No.</th>
<th>$V_J$ $\leqslant$ 50A Volts</th>
<th>$V_R$ $\leqslant$ 500mA $T_C$ = 25°C Volts</th>
<th>$V_R$ $\leqslant$ 5mA $T_C$ $\leqslant$ 150°C Volts</th>
<th>$I_R$ $\leqslant$ 1000V $T_C$ = 25°C $\mu$A</th>
<th>$I_R$ $\leqslant$ 150°C $\geqslant$ 800V $\leqslant$ 1000V</th>
<th>$T_{tr}$ from 50A $\geqslant$ 100°C, $t_1/t_2$ nsec</th>
</tr>
</thead>
<tbody>
<tr>
<td>069</td>
<td>1.39</td>
<td>1310</td>
<td>1200</td>
<td>6</td>
<td>2200</td>
<td>2500</td>
</tr>
<tr>
<td>070</td>
<td>1.50</td>
<td>1295</td>
<td>1320</td>
<td>7</td>
<td>1500</td>
<td>2000</td>
</tr>
<tr>
<td>071</td>
<td>1.48</td>
<td>1290</td>
<td>1350</td>
<td>1.5</td>
<td>550</td>
<td>650</td>
</tr>
<tr>
<td>072</td>
<td>1.49</td>
<td>1340</td>
<td>1300</td>
<td>4</td>
<td>1400</td>
<td>1700</td>
</tr>
<tr>
<td>074</td>
<td>1.43</td>
<td>1315</td>
<td>1275</td>
<td>11</td>
<td>1500</td>
<td>1800</td>
</tr>
<tr>
<td>075</td>
<td>1.49</td>
<td>1210</td>
<td>1360</td>
<td>5</td>
<td>1000</td>
<td>1250</td>
</tr>
<tr>
<td>077</td>
<td>1.45</td>
<td>1340</td>
<td>1300</td>
<td>3</td>
<td>800</td>
<td>1000</td>
</tr>
<tr>
<td>078</td>
<td>1.48</td>
<td>1295</td>
<td>1320</td>
<td>8</td>
<td>1600</td>
<td>2000</td>
</tr>
<tr>
<td>079</td>
<td>1.53</td>
<td>1320</td>
<td>1370</td>
<td>5</td>
<td>900</td>
<td>1100</td>
</tr>
<tr>
<td>080</td>
<td>1.43</td>
<td>1330</td>
<td>1280</td>
<td>4</td>
<td>850</td>
<td>1100</td>
</tr>
<tr>
<td>081</td>
<td>1.48</td>
<td>1370</td>
<td>1400</td>
<td>4</td>
<td>600</td>
<td>800</td>
</tr>
<tr>
<td>083</td>
<td>1.50</td>
<td>1340</td>
<td>1400</td>
<td>7</td>
<td>900</td>
<td>1100</td>
</tr>
<tr>
<td>086</td>
<td>1.49</td>
<td>1440</td>
<td>1410</td>
<td>45</td>
<td>1600</td>
<td>1900</td>
</tr>
<tr>
<td>087</td>
<td>1.46</td>
<td>1440</td>
<td>1420</td>
<td>12</td>
<td>1350</td>
<td>1600</td>
</tr>
<tr>
<td>088</td>
<td>1.47</td>
<td>1200</td>
<td>1330</td>
<td>1.5</td>
<td>300</td>
<td>400</td>
</tr>
<tr>
<td>089</td>
<td>1.43</td>
<td>1330</td>
<td>1320</td>
<td>10</td>
<td>1450</td>
<td>1800</td>
</tr>
<tr>
<td>092</td>
<td>1.46</td>
<td>1230</td>
<td>1340</td>
<td>2.5</td>
<td>500</td>
<td>600</td>
</tr>
<tr>
<td>094</td>
<td>1.50</td>
<td>1330</td>
<td>1300</td>
<td>6.5</td>
<td>1400</td>
<td>1750</td>
</tr>
<tr>
<td>096</td>
<td>1.36</td>
<td>1265</td>
<td>1360</td>
<td>20</td>
<td>500</td>
<td>600</td>
</tr>
</tbody>
</table>

Table 4 (cont'd)
6.4 Forward Voltage, $V_{FM}$

The Mastech 216, using the digital readout option, was employed to read and record the forward voltage drop at $I_F = 50A$. A typical $V_{FM}$ characteristic trace is shown in Figure 25, as displayed on the Tektronix 576 curve tracer.

6.5 DC Blocking Voltage, $V_R$

The blocking voltage at $25^\circ C$, $500 \mu A$ and at $150^\circ C$, $5 mA$ was read on Tektronix 576 curve tracer.

6.6 Reverse Current, $I_R$

Utilizing Tektronix 576 curve tracer in the Leakage Mode, the reverse leakage current was recorded for $V_R = 100$ volts at $T_C = 25^\circ C$ and for $V_R = 800$ volts and $1000$ volts at $T_L = 150^\circ C$.

All high temperature characteristics were read and recorded with the devices heated in an oven and stabilized at the required elevated temperature.
Figure 25

Forward Voltage, $V_{FM}$
7. ELECTRICAL PERFORMANCE

7.1 Characteristic Curves

Five devices, numbers 031, 038, 039, 046 and 060 were chosen as typical of the lot and three characteristic curves were generated for each device; forward voltage drop versus forward current (Figures 26-30), reverse leakage current versus reverse voltage at six temperatures (Figures 31-35), average leakage current versus temperature of the five units (Figure 36), and capacitance versus reverse voltage (Figures 37-41).

$V_F$ versus $I_F$ was plotted from 100 mA to 100A using the Mastech. $V_F$ for $I_F$ of 100, 200, 300 and 500 amps was found by adjusting the surge current tester to deliver a peak current of the correct value and then displaying the voltage across the device on an oscilloscope. The voltage at 100A was higher when measured with the surge tester than when measured by the Mastech. This implies that the higher current level voltages are offset. The affect was determined to be caused by ohmic drops through the sense wires of the surge test fixture. Therefore, the high current data points have been normalized based on the offset at 100A. Curves have been drawn through both the normalized and the measured points. The actual curves lies between these curves.
The leakage current versus reverse voltage curves were generated by heating the diodes in an oven, stabilizing and then measuring the leakage at 200, 400, 600, 800 and 1000 volts on a 576 curve tracer. The curves that result are straight lines on a semi-log graph whose slopes are independent of temperature. By plotting the average leakage current of the devices at 800 volts against temperature on a semi-log graph, a straight line results which indicates the leakage increases exponentially with temperature (Figure 11).

Capacitance was plotted against reverse voltage by using a Boonton model 7280 capacitance meter and a Hyland high voltage power supply. The resulting curve is a straight line on logarithmic graph paper. The capacitance plot was terminated at 600 volts due to the maximum limitations of the test equipment.
Device #031 Forward characteristic curve

![Graph showing forward characteristic curve with axes labeled for current (I_p) and voltage (V_p). The graph includes a scale for voltage (0.1 to 4.0 volts) and current (0 to 500 amps). The curve displays a nonlinear relationship between current and voltage.](image-url)
Device #038 Forward characteristic curve

Figure 27
Device #039 Forward characteristic curve

Figure 28
Device # 046  Forward characteristic curve

$V_e$ (Volts)

$I_e$ (amps)

Figure 29

ORIGINAL PAGE IS
OF POOR QUALITY
Device #046 Reverse leakage

$V_R$ (Volts) vs. $I_R$ (µA) for different temperatures:
- 150°C
- 125°C
- 100°C
- 75°C
- 50°C
- 25°C

Semi-logarithmic scale, 4 cycles to the inch.
Device #060 Reverse leakage

\[ I_R (\mu A) \]

- **50°C**
- **75°C**
- **100°C**
- **125°C**
- **150°C**

\[ V_o \text{ (Volts)} \]

Figure 35

Semi-Logarithmic

4 Cycles 1/10 to the inch
Leakage versus temperature

\[ V_R = 800 \text{ Volts} \]

\[ I_R (\mu A) \]

T \(_C\) (°C)
Device #031  Capacitance versus reverse voltage

Figure 37

Logarithmic, 2 x 2 Cycles
Device 8098 Capacitance versus reverse voltage
Device #039 Capacitance versus reverse voltage

Figure 39
Device #046 Capacitance versus reverse voltage

Figure 40

Logarithmic. 2 x 2 Cycles
Device #060 Capacitance versus reverse voltage

Figure 41

Original page is of poor quality.
8. CONCLUSION

This contract was of particular interest to Power Transistor Company because of the requirement for a high voltage, high current, fast switching diode for use in AC and DC motor drives. PTC supplies the bulk of their power semiconductor devices for energy saving AC motor drives, fabricated in-house for sale on the open market.

The bulk of these motor drives are designed to operate off 240 volt lines in industrial applications. Devices with 600 volt rating: are sufficient for 240 volt operation. However, the majority of the industrial applications requires power semiconductor devices with voltage ratings of 1200 volts.

At the present time, AC motor 5 - 15 hp drives operating off 480 volt lines utilize 1200 volt transistors or 1200 GTO's in either application a fast switching 1200 volt flyback diode is needed in the inverter circuit to protect the output transistor or GTO from secondary breakdown during circuit faults in the system.

This contract gave PTC the opportunity to develop a diode which would 1) have immediate application in the commercial market and 2) fill a definite market need in high voltage AC motor controllers.
Currently, there are no diodes commercially available to meet this application. Power Transistor Company is planning to market such a diode upon completion of this contact, in a modified DO-5 package with the following specifications:

- Peak inverse voltage: 1200 volts minimum
- Forward voltage @ 50 amperes: 1.5 volts maximum
- Reverse recovery time: 400 nanoseconds maximum
- Surge rating: 600 amperes minimum

PTC has designated the 1200 volt diode as the PTC 900 series diode. This diode has been designed into PT1 Controls prototype 15 horsepower AC drive systems operating off 480 volt lines.

In the future, higher current ratings of this diode should be pursued, not only for the space application, but for the commercial markets as well. There is a definite need for a 150 ampere diode with the same voltage and switch time ratings as the 50 ampere diode in high horsepower AC and DC drive systems.

We envision such a device to be the same structure as the 50 ampere device, positive bevel and glass passivation. Since it will be a larger area, the device would be encapsulated in a DO-9 package outline.
9. ACKNOWLEDGEMENTS

Editor: Vilnis Balodis

Contributors:
Albert H. Berman
James J. Duffin
Charles Gaugh
Helen M. Karatnicki
Guin Troutman
10. REFERENCES


## 11. Appendix

### 11.1 Specifications for Fast Recovery, High Voltage Power Diode Case Temperature = 25°C Unless Otherwise Specified

**Type 1 - Fast Recovery Power Diode, 50A Avg. Current Rating**

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>CHARACTERISTICS WITH TEST CONDITIONS</th>
<th>VALUE</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{RRM} )</td>
<td>Peak Repetitive Reverse Voltage, ( T_J = 150^\circ C )</td>
<td>800 to 1000</td>
<td>Volts</td>
</tr>
<tr>
<td>( V_R )</td>
<td>DC Blocking Voltage, ( T_J = 150^\circ C )</td>
<td>800 to 1000</td>
<td>Volts</td>
</tr>
<tr>
<td>( V_{RSM} )</td>
<td>Peak Non-repetitive Reverse Voltage, ( T_J = 150^\circ C )</td>
<td>≥ 1.25 ( V_{RRM} )</td>
<td>Volts</td>
</tr>
<tr>
<td>( I_{RRM} )</td>
<td>Max. Reverse Current at Rated ( V_{RRM} )</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( I_F )</td>
<td>( I_F = 50A ) Forward Current</td>
<td>0.05</td>
<td>Milliamps</td>
</tr>
<tr>
<td>( T_J )</td>
<td>Operating Junction Temperature Range</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( T_{STG} )</td>
<td>Storage Temperature Range</td>
<td>-65 to 200</td>
<td>°C</td>
</tr>
<tr>
<td>( R_{OJC} )</td>
<td>Thermal Resistance Junction to Case</td>
<td>0.5</td>
<td>°C/W</td>
</tr>
</tbody>
</table>

\( t_{rr} \) Reverse Recovery Time, \( T_C = 100^\circ C \)

- \( I_F = 1.0A \) to \( V_R = 30^V_{dc} \)  
- \( I_{F, R} = 50A, \frac{dI}{dt} = 25A/\mu sec \) (JEDEC circuit)

\( I_{RRM(REC)} \) Peak Reverse Recovery Current  

- \( I_{F, R} = 50A, \frac{dI}{dt} = 25A/\mu sec \) (JEDEC circuit)
<table>
<thead>
<tr>
<th>DWG NO.</th>
<th>DIM. A</th>
<th>DIM. B</th>
<th>MATERIAL</th>
<th>FINISH</th>
</tr>
</thead>
<tbody>
<tr>
<td>-1</td>
<td>.160</td>
<td>.010/.012</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>-2</td>
<td>.300</td>
<td>.010/.012</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>-3</td>
<td>.310</td>
<td>.010/.012</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>-4</td>
<td>.250</td>
<td>.010/.012</td>
<td>1</td>
<td>2</td>
</tr>
</tbody>
</table>

⚠️ REMOVE BURRS.

↩️ FINISH: NICKEL PLATE

▲ MATERIAL: MOLYBDENUM

NOTES: UNLESS OTHERWISE SPECIFIED
3. Finish: Part is to be free of oxidation, scale, foreign material, except lubricants easily removed by normal trichlorocleaning operation.

2. Part must not become brittle after annealing to a dead soft condition in a hydrogen atmosphere.

1. Matl: OFHC copper wire, .081 ± .001 dia, as drawn or annealed.
<table>
<thead>
<tr>
<th>DWG NO.</th>
<th>DIM. A</th>
<th>DIM. B</th>
<th>MATERIAL</th>
</tr>
</thead>
<tbody>
<tr>
<td>-1</td>
<td>.150</td>
<td>.002/.003</td>
<td>1</td>
</tr>
<tr>
<td>-2</td>
<td>.300</td>
<td>.002/.003</td>
<td>1</td>
</tr>
<tr>
<td>-3</td>
<td>.160</td>
<td>.002/.003</td>
<td>2</td>
</tr>
<tr>
<td>-4</td>
<td>.310</td>
<td>.002/.003</td>
<td>2</td>
</tr>
<tr>
<td>-5</td>
<td>.160</td>
<td>.002/.003</td>
<td>3</td>
</tr>
<tr>
<td>-6</td>
<td>.250</td>
<td>.002/.003</td>
<td>3</td>
</tr>
<tr>
<td>-7</td>
<td>.160</td>
<td>.002/.003</td>
<td>3</td>
</tr>
</tbody>
</table>

NOTES: UNLESS OTHERWISE SPECIFIED:

- MATERIAL: SOLDER 50/50 Pb/In
- MATERIAL: SOLDER 92.5/2.5/5.0, Pb/Ag/In
- MATERIAL: SOLDER 5/95, Sn/Pb.

ORIGINAL PAGE IS OF POOR QUALITY
END
DATE
NOV.19, 1981