NOTICE

THIS DOCUMENT HAS BEEN REPRODUCED FROM MICROFICHE. ALTHOUGH IT IS RECOGNIZED THAT CERTAIN PORTIONS ARE ILLEGIBLE, IT IS BEING RELEASED IN THE INTEREST OF MAKING AVAILABLE AS MUCH INFORMATION AS POSSIBLE.
COST OPTIMIZATION IN LOW VOLUME VLSI CIRCUITS

by

Koy B. Cook, Jr.
and
David V. Kerns, Jr.

Department of Electrical Engineering
Auburn University
Auburn, Alabama 36830

NASA Contract NAS8-32633
Final Report

Prepared for
George C. Marshall Space Flight Center
Marshall Space Flight Center, AL 35812
## Title and Subtitle
Cost Optimization in Low Volume VLSI Circuits

## Authors
Kov B. Cook, Jr. and David V. Kerns, Jr.

## Performing Organization Name and Address
Department of Electrical Engineering
Auburn University
Auburn, AL 36830

## Sponsoring Agency Name and Address
National Aeronautics and Space Administration
Washington, D.C. 20546

## ABSTRACT
In this report, the relationship of integrated circuit cost to electronic system cost is developed using models for integrated circuit cost which are based on design/fabrication approach. Emphasis is on understanding the relationship between cost and volume for custom circuits suitable for NASA applications. In this regard, reliability is a major consideration in the models developed. Results are given for several typical IC designs using off-the-shelf, full-custom, and semi-custom IC's with single and double-level metallization.
TABLE OF CONTENTS

SECTION I INTRODUCTION................................. 1

SECTION II MACROSCOPIC MODEL OF ELECTRONIC SYSTEM COST .. 8
A. Basic Assumptions and Background
B. System Cost Factors
C. Mathematical Model

SECTION III MACROSCOPIC MODEL OF INTEGRATED CIRCUIT CHIP COST ............................................. 16
A. Basic Assumptions and Background
B. Fabrication Alternatives
C. Generalized Model for Chip Cost

SECTION IV DIE AND SYSTEM COST CURVES................. 50
A. Introduction
B. Assumptions
C. Analysis and Results

APPENDIX A GENERAL LITERATURE SEARCH ON MOS INTEGRATED CIRCUIT MANUFACTURE .................... 59

APPENDIX B LITERATURE SEARCH SUMMARY ON COSTS IN LSI FABRICATION AND RELATED TOPICS............... 63

APPENDIX C LITERATURE SEARCH SUMMARY ON DRY PLASMA ETCHING ...... 69

APPENDIX D COMPUTER PROGRAM FOR CALCULATIONS OF FIGURES............. 77
<table>
<thead>
<tr>
<th>LIST OF ILLUSTRATIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>FIGURE 1</td>
</tr>
<tr>
<td>FIGURE 2</td>
</tr>
<tr>
<td>FIGURE 3</td>
</tr>
<tr>
<td>FIGURE 4</td>
</tr>
<tr>
<td>FIGURE 5</td>
</tr>
<tr>
<td>FIGURE 6</td>
</tr>
<tr>
<td>FIGURE 7</td>
</tr>
<tr>
<td>FIGURE 8</td>
</tr>
<tr>
<td>FIGURE 9</td>
</tr>
<tr>
<td>FIGURE 10</td>
</tr>
<tr>
<td>FIGURE 11</td>
</tr>
<tr>
<td>FIGURE 12</td>
</tr>
<tr>
<td>FIGURE 13</td>
</tr>
<tr>
<td>FIGURE 14a</td>
</tr>
<tr>
<td>FIGURE 14b</td>
</tr>
<tr>
<td>FIGURE 15</td>
</tr>
<tr>
<td>FIGURE</td>
</tr>
<tr>
<td>----------</td>
</tr>
<tr>
<td>FIGURE 16</td>
</tr>
<tr>
<td>FIGURE 17</td>
</tr>
<tr>
<td>FIGURE 18</td>
</tr>
<tr>
<td>FIGURE 19</td>
</tr>
<tr>
<td>FIGURE 20</td>
</tr>
<tr>
<td>FIGURE 21</td>
</tr>
<tr>
<td>FIGURE 22</td>
</tr>
</tbody>
</table>
### Definition of Symbols

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>active die area</td>
</tr>
<tr>
<td>A_1</td>
<td>area of a single memory storage cell</td>
</tr>
<tr>
<td>A_d</td>
<td>MOS memory chip die area</td>
</tr>
<tr>
<td>A_G</td>
<td>average gate area</td>
</tr>
<tr>
<td>A_i</td>
<td>active die area for ith masking level</td>
</tr>
<tr>
<td>A_{max}</td>
<td>maximum chip area by computer generated layout</td>
</tr>
<tr>
<td>A_{min}</td>
<td>theoretical minimum chip area</td>
</tr>
<tr>
<td>B</td>
<td>proportion of module failures which are not repairable</td>
</tr>
<tr>
<td>B_1</td>
<td>area required for interconnecting gates, peripheral area and bond pad area</td>
</tr>
<tr>
<td>BP</td>
<td>bond pad area</td>
</tr>
<tr>
<td>( \beta )</td>
<td>chip area optimization efficiency constant</td>
</tr>
<tr>
<td>( \beta_0 )</td>
<td>chip area optimization efficiency constant independent of NG</td>
</tr>
<tr>
<td>D_i</td>
<td>defects/unit area produced by the ith masking level</td>
</tr>
<tr>
<td>D_{n}</td>
<td>average defect density over all n masking levels</td>
</tr>
<tr>
<td>SA</td>
<td>initial acquisition cost or initial cost of manufacture of the system per system</td>
</tr>
<tr>
<td>SAC</td>
<td>assembly cost per IC successfully completing manufacture</td>
</tr>
<tr>
<td>SCA</td>
<td>total cost, excluding IC cost, of all system components and all assembly, design, fabrication and testing cost</td>
</tr>
<tr>
<td>SCAD</td>
<td>layout cost per unit time</td>
</tr>
<tr>
<td>SCB</td>
<td>cost of spare connectors and boards</td>
</tr>
</tbody>
</table>
$SCE$  burdened circuit designer labor cost
$SCR$  circuit design cost
$SD$  die cost
$SDM$  LSI device manufacturing cost
$(d/1)$  design/layout cost
$SF$  total fab cost of all wafers produced
$SL$  layout cost
$SML$  cost per unit time for manual layout optimization
$SR$  system repair or module replacement cost
$SRE$  reticle fab cost
$SRPL$  cost to replace a module
$SRPR$  cost to repair a module
$SS$  cost per system of spare parts
$ST$  total cost of a single electronic system (direct life cycle cost)
$STC$  total test cost per successful IC
$SW$  cost per wafer out of fab
$f$  number of hand optimized critical mask levels
$K_A$  defined as $A/Ad$
$K_C$  bond pads per chip
$K_P$  average number of pins per gate
$K_1$  experience constant defined by eq. (37)
$K_3$  experience constant defined by eq. (39)
$K_{21}$  experience constant defined by eq. (38)
$K_{22}$  experience constant defined by eq. (38)
$K_{23}$  experience constant defined by eq. (38)
\( \lambda_g \) IC failure rate per gate-hour

\( \lambda_i \) failure rate for \( i \)th IC

\( \lambda_s \) system failure rate

MU markup by IC vendor to cover profit and cost of sales

\( M_r \) number of reticles

\((MTBF)_i\) mean time before failure of \( i \)th IC

\( n \) number of defect producing, yield limiting photo masking operations

\( N \) total number of gates per system

\( NA \) number of applications of a chip per system

\( N_c \) IC's per module

\( ND \) total number of die on a wafer

\( NES \) total number of electronic systems for the total program

\( NESS \) total number of electronic subsystems or modules per program

\((NG)_i\) total number of gates per \( i \)th IC

\( NI \) total number of IC's per system

\( N_m \) total number of successful IC's of a certain type manufactured

\( N_0 \) number of bits in memory

\( NSCB \) number of spare connectors and boards for repairable modules

\( NSM \) number of spare modules

\( R_1 \) coefficient to determine area contribution by row and column decode and sense circuitry

\( R_2 \) coefficient to determine peripheral area contribution

\( t \) time

\( tc \) circuit design time

\( tcad \) CAD layout time
<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>TL</td>
<td>electronic system total operational life</td>
</tr>
<tr>
<td>$t_{ML}$</td>
<td>manual layout time</td>
</tr>
<tr>
<td>$Y_A$</td>
<td>assembly yield</td>
</tr>
<tr>
<td>$Y_D$</td>
<td>yield of IC die on a silicon wafer at probe test</td>
</tr>
<tr>
<td>$Y_F$</td>
<td>wafer fab yield</td>
</tr>
<tr>
<td>$Y_T$</td>
<td>total IC yield</td>
</tr>
<tr>
<td>$Y_{FT}$</td>
<td>final test yield</td>
</tr>
</tbody>
</table>
In this report, the relationship of integrated circuit cost to electronic system cost is developed using models for integrated circuit cost which are based on design/fabrication approach. Emphasis is on understanding the relationship between cost and volume for custom circuits suitable for NASA applications. In this regard, reliability is a major consideration in the models developed. Results are given for several typical IC designs using off-the-shelf, full-custom, and semi-custom IC's with single and double-level metallization.
I. INTRODUCTION

The purpose of this report is to examine the relationship of integrated circuit cost to electronic system cost, to develop models to predict integrated circuit cost and thus resulting electronic system cost and to examine the various parameters which affect integrated circuit cost. The emphasis of this report is on the development of an understanding of the cost of VLSI (very large scale integrated circuits) and in particular the effects of low volume and large die area on cost.

A simple macroscopic cost model of an electronic system is developed in which it is assumed that the system under consideration is to be partitioned into subsystems consisting of integrated circuit chips. The aim is to examine the resulting system cost due to variation in the parameters which affect LSI die cost. Since emphasis is to be placed on the factors which affect die cost, the systems calculations and modeling are kept to a minimum.

A macroscopic cost model for an integrated circuit is developed which is intended to be sufficiently general to include all aspects of IC manufacture such as choice of device type, choice of process technology, choice of packaging and effects of both quantity manufactured and die area. The report includes discussions of present process and fabrication alternatives and their potential impact on chip cost.

Although cost models developed are general in nature, the purpose is to examine the costs of low volume, custom integrated circuits suitable
for NASA applications. In this regard reliability will be a major consideration in the choice of design/process alternatives and as much as possible the impact of reliability will be included in the modeling.

It is not the purpose of this phase of the effort to treat the subject of integrated electronics cost in detail but to establish the initial framework from which further, more detailed, work can proceed. Also, it is not the purpose of the report to treat the cost of an electronic system in detail but to establish the trends and guidelines necessary for further work. Thus, detailed analysis of system costs are not included herein.

The trend in the design of electronic systems is clearly toward combining more and more electronic functions into smaller and smaller volumes. The gains in reliability, weight reduction, speed, etc. are well known. The rate at which large electronic systems have been "integrated" and the total number of components reduced has been equally offset by increases in system complexity. The continued development of sophisticated electronics systems requires the continued use of integration of more and more electronic functions on single integrated circuit chips. We have moved rapidly in a period of twenty years from discrete solid state devices to Very Large Scale Integrated circuits (VLSI) containing as many as 75,000 transistors today as shown in Figure 1 [1].

Most applications of integrated electronics during the period 1960-1970 were evolutionary in nature, leading to essentially the same type of equipment but with improved performance, and/or lower cost and smaller physical size. An example was the introduction of minicomputers in the late 1960's, which had essentially the same computing power as some of the
Fig. 1. Approximate component count for complex integrated circuits as a function of year of introduction.
larger computers of earlier years. Similar changes were taking place in the factory; for example, in control equipment for machine tools, with each succeeding generation having performance advantages relative to its predecessor. The first such equipment appeared in 1955, using electron tubes and electromechanical components; five years later discrete transistors were employed; and the third generation of equipment, introduced in 1967, used integrated circuits of relatively small complexity, termed SSI (Small-Scale Integration).

However, as the degree of integration continued to increase into what came to be known as LSI (Large-Scale Integration), some evolutionary developments began to occur. It became possible to fabricate complete system functions in one or a series of LSI chips, making possible a product that simply was not feasible if constructed by other approaches.

Perhaps the most widely known example of LSI leading to an entire new class of product is the personal, hand-held calculator. The development of this product, which has continued beyond the 1960's and into the present, has been another, somewhat different, example of the evolution brought about by LSI is in the area of memories for digital computers. In this case, perfectly satisfactory memory components (magnetic cores) have been used in digital computers since about 1953, whereas the first memory components fabricated in a semiconductor chip were more expensive than cores. However, following the patterns indicated in Fig. 1, the complexity of memory chips increased steadily from the 256 bits available in 1970 to the 64K bits available in 1979.

The cost of semiconductor memory has at the same time decreased below that of magnetic memory components by the use of high technology and high volume production as shown in Fig. 2.
Fig. 2. Average price per component in an integrated circuit as a function of year of introduction.
Although the examples cited above were very successful, practical applications of LSI technology, they happened to have a certain unique property in that they were needed in large volumes. Earliest SSI digital integrated circuits and their somewhat more complex successors, termed MSI (Medium-Scale Integration) circuits were basic building blocks that could be used in a wide variety of applications. However, as the degree of potential integration increased into LSI and VLSI, the resulting, complex circuits tended to be very specialized, each with only one or a few possible applications. If the specialized application happens to involve a large volume of usage, as is the case with the personal calculator and with the semiconductor memory chip, then fixed costs such as those of design and of developing test programs can be amortized over a large number of chips, and the chip can be produced in large volume, which is a requisite for lowest cost. On the other hand, in applications that do not require a large volume of usage, costs are substantially larger.

Electronic systems for NASA will use a mix of high volume and low volume integrated circuits. The choice of the optimum mix for each particular system is a complex problem with parameters which change rapidly. It is therefore imperative to have a practical model of system cost to assist in defining and designing minimum cost systems. The cost of high volume off-the-shelf parts is available from manufacturers price lists. The cost of integrating these standard parts into the system is not included in depth in this work. The designer should plan various levels of usage of off-the-shelf parts and determine their purchase costs. Then the complementary levels of remaining electronics should be defined as "systems"
to the following cost model. Within each level plan, parameters which are a function of partitioning and technology can be exercised.

At this point we have several system approaches defined (level plans plus their implementation sub-plans) with the parts costs for each approach determined including chip design and test costs. The designer must now estimate the cost of the electronic design (including microprogramming if applicable) and overall testing for each approach. Finally, the cost of packaging the above parts must be determined through the use of a packaging cost model being developed by Hughes Aircraft Company under NAS8-32607. Simple addition will provide the cost of each approach from which design decisions can be made.
II. MACROSCOPIC MODEL OF ELECTRONIC SYSTEM COST

A. Basic Assumptions

In this analysis we assume that we have an electronic system which is partitioned in some way into LSI chips. The system is assumed to be composed of sub assemblies which contain the LSI in some degree (SSI, MSI, LSI, etc.). The cost of the entire system is then related to sub assembly cost. The number of sub assemblies is a variable depending on the level of integration.

B. System Cost Factors

Additional understanding of the impact of VLSI on electronic systems is realized through definition of the various cost factors at the system level. These cost factors are simply the sum total of the various costs that accrue during the creating and manufacturing of an electronic system. These factors are:

1. Component cost. This cost includes electronic elements such as resistors, diodes, TTL, LSI Chips, etc. Mechanical components are also part of these expenditures.

2. Tooling cost. This item encompasses engineering labor costs and materials expenses such as printed circuit board layout and procurement. Basically it is a one-time engineering charge.

3. Assembly cost. This expense is incurred in the physical structuring of the system.

4. System testing. Included in this item are debugging of system operation and establishment of system reliability.
5. System repair and maintenance.

6. Inventory. This expense arises from the requirement for stocking component spare parts for the system.

Each of the above six factors must be considered for any electrical system that is to be produced. The relative importance of each of the system cost factors depends, of course, upon the particular system to be manufactured and the total number of systems to be built.

C. Mathematical Model

In this section a mathematical model is presented for the cost of an electronic system composed of assemblies of IC's grouped on subsystems or modules such as pc boards with connectors. We make the following definitions:

\[ N = \text{total number of gates per system} \]

\[ (NG)_i = \text{total number of gates per } i\text{th IC where } 1 \leq i \leq NI \]

\[ NES = \text{total number of electronic systems for the total program} \]

\[ NESS = \text{total number of electronic subsystems or modules per program} \]

\[ NI = \text{total number of IC's per system} \]

To be general we assume subsystem types are not identical and label them as subsystem type 1, 2...i; Thus we have

\[ (NESS)_i = \text{total number of type } i \text{ electronic subsystems or modules per program. By definition} \]

\[ NESS = \sum_{i=1}^{j} (NESS)_i \text{ where there are } j \text{ type subsystems or modules} \]

The total cost of a single electronic system (the direct life cycle cost) can be expressed as:

\[ ST = SA + SS + SR \]
where

\[ \text{SA} = \text{initial acquisition cost or initial cost of manufacture of the system per system} \]

\[ \text{SS} = \text{cost per system of spare parts} \]

\[ \text{SR} = \text{system repair or module replacement cost} \]

\[ \text{SA}, \text{the initial cost of manufacture, is determined by cost factors 1-4, SS, the cost of spare parts is determined by cost factor 1 and 6 and SR, the system repair cost, is determined by cost factors 4 and 5.} \]

Let the failure rate associated with the \( i \)th IC be \( \lambda_i \). Then we define:

\[ (\text{MTBF})_i = \frac{1}{\lambda_i} \]  \( (3) \)

\[ (\text{MTBF})_i \] is the mean time before failure associated with the \( i \)th IC.

If a system is composed of \( \text{NI} \) IC's, the corresponding system MTBF becomes:

\[ \text{System MTBF} = \frac{1}{\sum_{j=1}^{\text{NI}} \frac{1}{\lambda_j}} = \frac{1}{\lambda_s} \]

\( (4) \)

if we assume all component associated failures are independent, that the system does not have fault-tolerant design to circumvent the effects of an IC associated failure and that each \( \lambda_j \) includes a share of the interconnection scheme. Alternative equations can be developed to describe the MTBF of systems with fault-tolerant design. [8] These will not be presented in this report. IC associated failure rates are dependent on the number of pads of an LSI chip because most IC failures (non-infant) are associated with the mechanical portions of the device - pins, tabs, connectors, etc. However, since the number of pads does not increase as rapidly as the gate count, the move
from S.S.I. to V.L.S.I. can result in an improvement in reliability by
the resulting net reduction in apparent failure rate/gate. This is shown
in Figure 3. Curve (1) demonstrates that the failure rate of a chip is
proportional to the number of pads which is in turn proportional to the

\[ \lambda_g = \frac{1}{\sqrt{NG}} \]

Thus,

Thus, in Figure 3 is indicated another factor, curve (2) which shows the
effect of pushing the degree of integration beyond the capability of the
technology. This is related to LSI process technology and design rules.

Another estimate of the apparent individual IC failure rate, \( \lambda_i \), is
given by \( 2.5 \times 10^{-6} \log (NG) \), if the failure rate of the board and its con-
ector is included. This simply shows that system failure is mainly
a function of the number of IC packages.

The number of spare modules which must be available for replacement
(NSM), is determined by the proportion of module failures which are not
repairable, \( B \). If the total operational life of the electronic system
is \( TL \), then

\[ NSM = B \cdot \lambda_s \cdot TL \cdot NES \]  \hspace{1cm} (5)

and the number of spare connectors and boards for repairable modules is

\[ NSCB = (1 - B) \cdot \lambda_s \cdot TL \cdot NES \]  \hspace{1cm} (6)

The total cost of spare parts \( ($S \cdot NES) \) is then

\[ $S \cdot NES = $A \cdot \frac{NES}{NESS} + $CB \cdot NSCB \]  \hspace{1cm} (7)
Fig. 3

(A) \[ \lambda_g = \frac{(2.5 \times 10)^{-6}}{\log(NG)} \]

(B) \[ \lambda_g = 6.5 \times 10^{-8} \cdot \frac{NG}{NG} \]

Level of Integration

Board and Connector Limited

Pad Limited
where

\[ \text{SCB} = \text{cost of spare connectors and boards} \]

Thus, the total spare parts cost per system is

\[ SS = [B \cdot \text{NESS} \cdot SA + (1-B) \cdot \text{SCB}] \cdot TL \cdot \lambda_s \]  \hspace{1cm} (8)

In general, the number of IC's per module is independent of the level of integration of the IC's. Therefore, the level of integration of IC's determines the number of modules per system and the major reliability problem is module board, its connectors, and the interconnection scheme. This can be seen in Fig. 3, curve (3) to be the predominant reliability factor. Actual chip failures are insignificant by comparison.

In terms of the level of integration, \( NG \) (number of gates per IC) we have

\[ SS = [B \cdot \text{NESS} \cdot SA + (1-B) \cdot \text{SCB}] \cdot TL \cdot \sum_{j=1}^{NI} \lambda_j \] \hspace{1cm} (9)

and substituting for \( \lambda_j \) we get:

\[ SS = [B \cdot \text{NESS} \cdot SA + (1-B) \cdot \text{SCB}] \cdot TL \cdot \sum_{j=1}^{NI} (2.5 \times 10^{-6}) \log (NG) \] \hspace{1cm} (10)

In equation (10) \( NI \) is a function of the level of integration, \( NG \). To simplify the analysis we assume each subsystem and each system is made up of IC's with the same level of integration, \( NG \); and thus all IC's will have the same failure rate. Then

\[ SS = [B \cdot \text{NESS} \cdot SA + (1-B) \cdot \text{SCB}] \cdot TL \cdot \frac{N}{NG} \cdot 2.5 \times 10^{-5} \log (NG) \] \hspace{1cm} (11)

Where we assume \( N \) is a constant.
To complete the cost of an electronic system, we must be able to
determine the repair costs and the initial acquisition cost.

We assume total acquisition cost to be given by

$$NES \cdot SA = SDM \cdot MU \cdot NES \cdot NI + SCA \cdot NES$$ \hspace{1cm} (12)

where

$$SDM = LSI \text{ device manufacturing cost}$$

Here, $CA$ is the total cost, excluding IC cost, of all system
components and all assembly, design, fabrication and testing cost. Again if we assume all IC's have approximately the same level of integration then:

$$SA = \frac{SDM \cdot MU \cdot N}{NG} + SCA$$ \hspace{1cm} (13)

The total system repair cost $SR$ is proportional to the total number of failures over the life of the system and will depend on the repair cost of each failed system.

$$NES \cdot SR = \lambda_5 \cdot TL \cdot NES \cdot [B \cdot SRPL + (1-B) \cdot SRPR]$$ \hspace{1cm} (14)

Where

$$\Delta$$

$$SRPL = \text{cost to replace a module}$$

$$SRPR = \text{cost to repair a module}$$

$SRPL$ and $SRPR$ include all costs of repair or replacement other than parts costs which have been included in $SS$. 

14
Again assuming all IC’s have approximately the same level of integration,

\[ SR = [B \cdot SRPL + (1-B) \cdot SRPR] \cdot TL \cdot \frac{N}{NG} \cdot 2.5 \times 10^{-6} \times \log (NG) \]  

(15)

The total system cost per gate becomes

\[
\frac{STG}{N} = \frac{ST}{N} = \frac{[B \cdot SRPL + (1-B) \cdot SRPR] \cdot TL}{NG} \cdot 2.5 \times 10^{-6} \times \log (NG)
\]

+ \left[ \frac{SDM \cdot MU}{NG} + \frac{SCA}{N} \right] \left[ 1 + B \cdot NES \cdot TL \cdot \frac{N}{NG} \cdot 2.5 \times 10^{-6} \times \log (NG) \right]^{-6}

+ TL (1-B) \cdot SCB \cdot 2.5 \times 10^{-6} \times \log (NG) \]

(16)

Equation (16) contains the terms of importance related to electronic system cost per gate. Since SDM, the die manufacturing cost, is a strong function of degree of integration, NG, it is not obvious from equation (16) how STG varies with NG.

In the following section, a model for IC chip cost will be developed. The model will allow the estimation of SDM and its dependence on NG, the integration level. The model will also consider chip design/fab approach in establishing SDM.
III. MACROSCOPIC MODEL OF INTEGRATED CIRCUIT CHIP COST

A. Basic Assumptions and Background

The design and manufacture of an IC is a costly, time consuming process with hundreds of sequential steps. The difficulty and level of sophistication of the manufacturing process can only be realized by noting the fact that a "small" error in any one of the hundreds of sequential steps may cause total irreversible circuit failure. Thus, in the manufacture of IC's, the manufacturer strives to improve control and reduce errors by use of such things as:

- automated equipment under computer or microprocessor control
- redundancy or fault tolerance in the actual fabrication process (e.g. double contacts, flowed glass, thick overcoat passivation, iso-planar oxide isolated structures, etc).
- close supervision and monitoring of all work in process
- increased operator training (use of higher skill levels)
- fault tolerant or process variation tolerant circuit designs.

This analysis is restricted to MOS (metal-oxide-semiconductor) integrated circuits. A general literature search on topics related to the design, fabrication, assembly and testing of MOS integrated circuits is attached to this report as Appendix A. Also, the results of a literature search on topics related to the cost of integrated circuits is attached as Appendix B.

A block diagram showing the major steps in the design and manufacture of an integrated circuit is shown in Figure 4. Each block repre-
ALIGNMENT EQUIPMENT COST

ASSUMPTIONS:
- Number of wafers processed per hour constant
- Required floor space doubles or triples

NUMBER OF WAFERS

PRODUCTION YEAR


Figure 5

ref. Electronics
Nov. 1978
sents considerable detail. Because of the major investment required in capital equipment and high technology personnel in order to manufacture IC's, it would be totally impractical to consider, for example, the low volume manufacture of LSI in a low volume line.

Another major cost is in equipment to manufacture LSI. Growth in alignment equipment costs over the past few years is shown in Figure 5. This is typical of other equipment also.

Improvements in IC technology have permitted higher and higher levels of integration which have resulted in reduced system (which use non-custom LSI) costs as shown in Figure 6. These cost reductions have been possible by the use of high volume coupled with advancing technology. The level of integration has increased as costs have declined at the IC level as shown in Figure 7. For high volume production, the IC cost/gate vs NG is shown in Figures 8 and 9 for different products. Cost is also a strong function of performance as shown in Figure 10.

All of the above data is for large volume production. When one considers low volume, custom LSI, the IC cost curves change considerably. The effects of NRE (non Recurring Expense) costs are dominant for very low volume LSI. For example, an LSI logic array could have a $50,000 NRE cost.

Since equipment costs are so large, the manufacture of low volume, custom LSI is always accomplished in a manufacturing line running a large volume of product. Thus a boundary condition for this work has been established that although the design will allow VLSI custom, the production line will be required to handle a large volume of wafers. This means the production line will be required to handle a large quantity of product types.
Price/Gate and Level of Integration by Year
for Commercial IC's (ref. 2)

Fig. 6
Historical Trends of Components/IC and Cost/Component (ref. 2)

Fig. 7
IC Cost/Gate vs. NG (ref. 2)

Fig. 8
IC Cost/Gate vs. NG
(ref. 2)

Fig. 9
Fig. 10
If the manufacturing line is handling a large volume of product, even though this volume is in small runs of custom product, then "some" of the large fixed costs (NRE - non-recurring expense) can be amortized over many volumes of product. In this way, custom manufacturing in wafer fab can approach volume fabrication costs. It will never be the same because of extra paperwork involved in tracing lots in the fab line but should be similar to a typical hi-rel line (which requires lot trace) with a large product mix.

In this analysis we assume that the mfg. line is to operate as a "lot traceable" line with a large product mix and perhaps a few different processes in one fab area. We will leave the fab volume as a variable.

To reduce design/layout ($d/l$) costs we must move toward computer designs with standard gate arrays or standard logic cells which the computer will interconnect. (This is discussed in more detail in the next section.) These generally will result in larger (non-optimum in compaction) die.

Manufacturing yield can easily be related to active die area: [10]

$$Y_D = \prod_{i=1}^{n} \frac{1}{1 + D_i A_i} = \frac{1}{(1 + D_n A)^n}$$

(17)

where

- $D_i$ = defects/unit area produced by the $i$th masking level
- $A_i$ = active die area for $i$th masking level
- $D_n$ = average defect density over all $n$ masking levels
- $A_n$ = active die area
- $n$ = number of defect producing, yield limiting photo masking operations.
Yield of Die vs. Defect Density for Several Active Die Areas for a 6 Critical Masking Level Process

$n = 6$

Figure 11
Figure 12

Yield of Die vs. Average Number of Killer Defects Per Active Die Area

n = Number of Critical Mask Levels
Figure 13

Yield of Die vs. Active Die Area for Several Defect Density Levels for a 6 Critical Mask Level Process

n = 6
### SUMMARY OF TYPICAL LSI CHARACTERISTICS

<table>
<thead>
<tr>
<th></th>
<th>CLOCK</th>
<th>POWER PER GATE</th>
<th>POWER-DELAY PRODUCT</th>
<th>GATE DELAY</th>
<th>NUMBER OF GATES PER CHIP(NG)</th>
<th>DENSITY GATES/\text{mm}^2</th>
<th>GATE AREA \text{mm}^2</th>
<th>ACTIVE CHIP AREA (\text{mm}^2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TTL</td>
<td>5 MHz</td>
<td>10 mV</td>
<td>100 pJ</td>
<td>10 nsec</td>
<td>75</td>
<td>40</td>
<td>.025</td>
<td>1.875</td>
</tr>
<tr>
<td>LS TTL</td>
<td>10</td>
<td>5</td>
<td>30</td>
<td>6</td>
<td>300</td>
<td>40</td>
<td>.025</td>
<td>7.50</td>
</tr>
<tr>
<td>I^2L</td>
<td>5</td>
<td>0.15</td>
<td>1</td>
<td>4</td>
<td>4000</td>
<td>250</td>
<td>.004</td>
<td>16.0</td>
</tr>
<tr>
<td>ECL</td>
<td>50</td>
<td>20</td>
<td>20</td>
<td>1</td>
<td>100</td>
<td>30</td>
<td>.033</td>
<td>3.30</td>
</tr>
<tr>
<td>PMOS</td>
<td>0.6</td>
<td>2</td>
<td>200</td>
<td>100</td>
<td>4000</td>
<td>150</td>
<td>.0067</td>
<td>26.8</td>
</tr>
<tr>
<td>NMOS</td>
<td>3</td>
<td>0.5</td>
<td>20</td>
<td>60</td>
<td>4000</td>
<td>200</td>
<td>.005</td>
<td>20.0</td>
</tr>
<tr>
<td>CMOS</td>
<td>3</td>
<td>0.3</td>
<td>10</td>
<td>30</td>
<td>1000</td>
<td>40</td>
<td>.025</td>
<td>25.0</td>
</tr>
</tbody>
</table>

Fig. 14a
<table>
<thead>
<tr>
<th>Technology</th>
<th>Propagation Delay (ns)</th>
<th>Power-delay product (pJ)</th>
<th>Density Devices/mm²</th>
<th>Density Gates/mm²</th>
<th>Chip size (mm²)</th>
</tr>
</thead>
<tbody>
<tr>
<td>High-threshold p-channel metal gate</td>
<td>80</td>
<td>450</td>
<td>150</td>
<td>50</td>
<td>7 x 7</td>
</tr>
<tr>
<td>p-channel silicon-gate</td>
<td>30</td>
<td>145</td>
<td>270</td>
<td>90</td>
<td>6.5 x 6.5</td>
</tr>
<tr>
<td>n-channel silicon gate</td>
<td>15</td>
<td>45</td>
<td>285</td>
<td>95</td>
<td>6 x 6</td>
</tr>
<tr>
<td>n-channel silicon gate depletion-load</td>
<td>1.2</td>
<td>38</td>
<td>320</td>
<td>107</td>
<td>6 x 6</td>
</tr>
<tr>
<td>n-channel double-polysilicon</td>
<td>10</td>
<td>35</td>
<td>525</td>
<td>175</td>
<td>6 x 6</td>
</tr>
<tr>
<td>Silicon-gate C-MOS</td>
<td>10</td>
<td>0.5</td>
<td>220</td>
<td>45</td>
<td>5.5 x 5.5</td>
</tr>
<tr>
<td>V-MOS</td>
<td>5</td>
<td>20</td>
<td>600</td>
<td>225</td>
<td>-</td>
</tr>
<tr>
<td>D-MOS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SOS/C-MOS</td>
<td>2 - 5</td>
<td>0.1</td>
<td>650</td>
<td>275</td>
<td>5 x 5</td>
</tr>
<tr>
<td>L²L (double level)</td>
<td>5 - 50</td>
<td>0.01 - 1</td>
<td>500</td>
<td>150</td>
<td>5.5</td>
</tr>
</tbody>
</table>

MOS/LSI Characteristics

Fig. 14b

(Ref. Electronics, April 1976)
Figure 11 shows plots of equation (17) for different values of active die area vs defect density. Figure 12 shows a plot of equation (17) vs. the $D_n A$ product for various $n$ values and Figure 13 shows yield vs. active die area for various defect densities.

$D_n$, the defect density (defects per unit area) is a manufacturing and technology problem. At any given time in the fab area for a chosen technology we can assume it is a constant. Die area $A_d$ is determined by the (d/1) cycle, including the device technology.

The relationship of chip area to degree of integration is strongly dependent on several factors:

- layout strategy and efficiency
- levels of interconnect
- active chip area to total chip area ratio
- type of circuit (random logic or memory)

Figure 14 a and b gives the typical characteristics of the more important LSI technologies and an estimated active chip area for the indicated typical NG. This data cannot be used to develop even an empirical relationship between chip area and NG since there is considerable variation in the gate density (or gate area) between processes. Also, the active chip area estimate assumes the entire active circuit is made up of "gate" of average size. This would only be accurate for estimating the size of random logic chips and would not work for memories or other ordered logic.

An empirical equation has been presented by Cunningham and Jaffe relating the die area $A_d$ of MOS memory chips to the number of bits in the memory, $N_0$ [11].
This equation assumes n-channel silicon-gate technology with standard 6-micrometer design rules and a typical one-transistor cell. In the summation term in parenthesis, the first term, $N_0$, relates to the total storage-cell area. The second term, $69N_0^{1/2}$, essentially relates to the area required by decoders and sense amplifiers and other areas that depend on column or row length. The third term, 2,400, is a constant because it accounts for unused periphery and circuits, such as buffers, that do not depend on cell area. [11]

For memories, this equation can be generalized somewhat as follows:

$$A_d = A_1 (N_0^{1/2} + R_1 N_0 + R_2)$$

where

\[ A_1 \] = area of a single memory storage cell

\[ R_1 \] = coefficient to determine area contribution by row and column decode and sense circuitry

\[ R_2 \] = coefficient to determine peripheral area contribution

In summary, then, the relationship between NG (degree of integration) and die area is different between random logic circuitry and memory. For random logic one can estimate die area by assuming a linear relationship between die area and NG whereas an equation similar to equation (19) must be used for memories. Specifically, in this work, we will assume that for random logic with a large number of gates that the area required for interconnecting gates and peripheral area to reach the bond pads and the area of bond pads is:
\[ B_1 \cdot NG \cdot K_p + BP \cdot K_p \cdot (NG)^{1/2} \]  
\[ (20) \]

Thus, total die area becomes:
\[ A = A_G \cdot NG + B_1 \cdot KP \cdot NG + BP \cdot KP \cdot \sqrt{NG} \]  
\[ (21) \]

where
- \( K_p \) = average pins per gate
- \( A_G \) = average gate area
- \( BP \) = bond area pad

B. Fabrication Alternatives

There are basically two alternatives to the design and fabrication of custom electronic systems with LSI:

1. Use of full-custom designed LSI
2. Use of semi-custom LSI and standard transistor arrays

Full-custom LSI integrated circuits can offer advantages when the volume of circuits needed or some other parameter can justify the initial high cost of tooling and layout design. In this approach, the IC is unique at all mask levels and therefore can offer the highest performance and/or smallest die size (depending on the design goals).

The volume of integrated circuits needed to amortize a full-custom design depends very strongly on the actual circuit since the initial engineering costs depend heavily on the circuit design and its complexity.

The time required for the design and fabrication phase is often a very important aspect which affects the choice of fabrication alternative. A typical full-custom IC design and layout will take 15 weeks and then another 13 weeks will be needed to obtain finished parts.
A good discussion of the semi-custom alternative to full-custom LSI fabrication has been presented by Edge [7]. In this paper, the cost and fabrication time advantages of the semi-custom approaches are discussed as well as the disadvantages of limited availability of basic chip designs.

Key disadvantages of the single-metal semi-custom approach are the performance, packing density and circuit complexity available. Full-custom MOS LSI is capable of 10 MHZ operation whereas single-metal semi-custom is limited to the 2-5 MHZ range. The relatively small gate arrays available for single-metal semi-custom designs will limit the complexity and packing density achievable using this approach. Packing density differences of 2:1 are common for LSI designs using these two approaches. Double-metal semi-custom has none of the above disadvantages, however, design and fabrication are more complex than single-metal semi-custom.

C. Generalized Model for Chip Cost

In this section, a mathematical model is developed for IC die cost in terms of manufacturing parameters and degree of integration as it is related to die area. The objective is to establish an expression for SDM as used in equation (16).

Die cost is determined to a large extent by yield. For a fixed volume of product in the manufacturing line, die cost is inversely proportional to yield.

\[ SD = \frac{SW}{YD \cdot ND} \] (22)
Where \( W \) = cost per wafer out of fab

\( YD \) = die probe yield

\( ND \) = total number of die on a wafer

\( SD \) = cost per good die out of fab

The dependence of \( SD \) on \( A_d \) can then be calculated as:

\[
SD = \frac{SW}{\left( \frac{1}{1 + D_nA_n} \right)^n \frac{n!d^2}{4A_d}}
\]

\( \text{total number of die of area } A_d \text{ on a round wafer of diameter } d. \)

\[ SD \propto A_d(1 + D_n \cdot A_d)^n \]

and

\[ SD \propto A_d(1 + D_n \cdot K_a \cdot A_d)^n \text{ where } K_a = A/A_d \]

Thus \( SD \) will vary slightly more rapidly than linearly with \( A_d \) if \( D_n \) is not too large. If \( D_n \) is large,

\[ SD \propto A_d^{n+1} \]

and can vary very rapidly as \( n \) is typically 6-10. We can express it as

\[ SD \propto A_d^m \quad 1 < m < n+1 \]

For VLSI at today's defect densities of 5-7 defects/in\(^2\), the term \( D_n \cdot A_d \cdot K_a \) would not be much larger than unity as shown by a sample calculation.

Assuming 5 defects/in\(^2\) and \( K_a = .8 \):

Let \( D_n \cdot K_a \cdot A_d = 1 \), then \( A_d = \frac{1}{4} \) in\(^2\) = .25 in\(^2\) die

\( D_n \) about 2x the largest die built today in any volume

35
CMOS LSI
n = 8

$D_n = \frac{20}{\text{in}^2} (0.031/\text{mm}^2)$

$D_n = \frac{10}{\text{in}^2} (0.0155/\text{mm}^2)$

$D_n = \frac{5}{\text{in}^2} (0.00775/\text{mm}^2)$

Fig. 15
CMOS LSI
n = 8

Normalized Die Cost

\( \frac{\text{Cost}^2}{\text{Area}} \)^{1/2}

\( D = 0.031/\text{mm}^2 \)

\( D = 0.0155/\text{mm}^2 \)

\( D = 0.0775/\text{mm}^2 \)

Number of Gates

Fig. 16
A die this size would yield (for \( n = 5, D_n = 5 \))

\[
Y_d = \frac{1}{(1 + D_n A)^n} = 3.1\% \text{ a low yield, high SD.}
\] (27)

For a fixed wafer diameter, \( d \), \( SW \) the wafer fab cost is a constant, independent of die area \( A \). Figure 15 shows how normalized die cost, \( SD \) varies with die area, \( A \). If we assume a CMOS process and a random logic chip, then using \( AG = 4 \times 10^{-5} \text{ in}^2 \) from Figure 14 and \( A_d \frac{AG \cdot NG}{K_a} = 5 \times 10^{-5} \cdot NG \)

we can convert equation (23) into

\[
SD = \frac{SW}{\left(1 + D_n \frac{[4.0 \times 10^{-5}] NG}{(4 \times [5.0 \times 10^{-5}] NG)^2}\right)^n}
\] (28)

where \( D_n \) is expressed in defects/in\(^2\).

Equation (28) is shown plotted in Figure 16 and clearly indicates the effect of degree of integration, \( NG \), on die fab cost. In this figure, die cost has been normalized by wafer fab cost which has been assumed constant. The move toward low volume VLSI will most certainly result in a greatly increased die cost unless \( SW \) is decreased or wafer diameter, \( d \) is increased.

Die area is critical to \( SD \); but so is \( (d/z) \) cost. For a given level of integration and a fixed set of design rules,

\[
S(d/z) \text{ as } A_d \\
SD \text{ as } A_d
\]

\( SD + S(d/z) \) must be as low as possible to minimize final die cost. As a
general rule, we want $A_d$ as small as possible for a given level of integration. This tends to increase $S(d/\lambda)$. $S(D/\lambda)$ and $SD$ can be optimized by use of CAD routing, computer assisted layout, etc. and of course more efficient routing techniques.

The total cost to manufacture an LSI device can be expressed as:

$$SDM = \frac{SF}{N_m} + \frac{Sd/\lambda}{N_m} + \frac{SAC}{A \cdot Y_{FT}} + \frac{STC}{Y_{FT}}$$  \hspace{1cm} (29)

where we define

$SDM$ = total manufacturing cost per IC successfully completing manufacture

$Sd/\lambda$ = design/layout cost (fixed NRE)

$SAC$ = assembly cost per IC successfully completing manufacture

$STC$ = total test cost per successful IC

$N_m$ = total number of successful IC's of this type manufactured

$YT$ = total yield = $Y_F \cdot Y_D \cdot Y_A \cdot Y_{FT}$ where

$Y_F$ = wafer fab yield

$Y_D$ = wafer probe yield = $\frac{1}{(1 + D_n A)^n}$

$Y_A$ = assembly yield

$Y_{FT}$ = final test yield

$SF$ = total cost for fab of all wafers (good & bad) with volume $N_m$ where $SF = f(N_m)$

$D_n$ = average die defect density

$A_d$ = die area $A = \text{active die area}$

$n$ = number of critical mask levels

Equation 29 can be rewritten as:

$$SDM = \frac{SW}{A \cdot Y_{FT}} \cdot \frac{4 A_d}{\pi d^2} (1 + D_n A)^n + \frac{Sd/\lambda}{N_m} + \frac{SAC}{A \cdot Y_{FT}} + \frac{STC}{Y_{FT}}$$  \hspace{1cm} (30)
where

\[ SW = \text{fab cost per wafer out of fab}. \]

For the condition that \( N_m \) is small compared to the total volume of material being processed in the LSI fab line, then \( SW \) will be essentially a constant, independent of \( N_m \). Also, under this condition \( SAC \) and \( STC \) will be essentially independent of \( N_m \). The sketch in Fig. 17 indicates the relative effect of the \( S(D/L) \) term on costs and thus clearly indicates the cost effect of low volumes.

Calculations of typical costs and a survey of present industry custom LSI manufacturers indicates that the \( S(D/L) \) term dominates for \( N_m \) below 20-40 thousand depending on the complexity of the LSI chip. This will be discussed further in Section IV.

The dependence of equation 30 on die area, \( A_d \), is not obvious until the dependence of the \( S(D/L) \) term is included as well as the \( STC \) and \( SAC \) terms. In a custom VLSI design/layout, a CAD system is often used to simplify design time and lower costs. Following this CAD layout will usually be a period of manual or semi-manual die size optimization because of the inadequacy of present day CAD software.

A model has been developed to predict die area in terms of three constants or boundary conditions as presented below. We assume the computer generated layout yields a chip of area \( A_{max} \) and the absolute theoretical minimum value of die area is \( A_{min} \) (zero wasted chip area). The manual labor to reduce die area is assumed to result in an exponential relationship between time spent in optimization vs. area reduction. This is shown in Figure 18.
Device Manufacturing Cost vs Volume

Fig. 17
A die area vs. layout time optimization

Die Area vs. Layout Time Optimization

Fig. 18
The model is:

$$A(t) = (A_{\text{max}} - A_{\text{min}}) e^{-\beta t} + A_{\text{min}}$$  \hspace{1cm} (31)

The constant $\beta$ is determined by the efficiency with which the manual effort can reduce $A_d$ from $A_{\text{max}}$. Of course, $A_{\text{max}}$ is directly affected by the efficiency of the computer in doing a compact layout in the first place. $\beta$ is dependent of $\text{NG}$. We assume $\beta = \frac{\beta_0}{P \cdot K_p \cdot \text{NG}}$ where $f$ is the number of mask levels to be minimized.

The $S_d / \xi$ dependence on area can now be established by noting that

$$S_d / \xi = SCR + SL + SR$$  \hspace{1cm} (32)

where

$\triangleleft$ circuit design cost

$\triangleleft$ layout cost

$\triangleleft$ reticle fab costs

and

$$SCR \triangleleft SCE \cdot t_c$$  \hspace{1cm} (33)

where

$\triangleleft$ burdened cost per unit time for circuit designer

$\triangleleft$ circuit design time

$$SL = SCAD \cdot t_{\text{CAD}} + SML \cdot t_{\text{ML}}$$  \hspace{1cm} (34)

where

$\triangleleft$ cost for layout per unit time

$\triangleleft$ CAD layout time
SML = cost per unit time for manual layout optimization

t_{ML} = manual layout time

Thus:

$$S_{d/2} = SCE \cdot t_c + SCAD + t_{CAD} + SML \cdot t_{ML} + SR$$  \hspace{1cm} (35)

An expression for \( t_{ML} \) is available from equation 31.

$$t_{ML} = -\frac{1}{\beta} \ln \frac{A - A_{\min}}{A_{\max} - A_{\min}} = \frac{1}{\beta} \ln \frac{A_{\max} - A_{\min}}{A_{d} - A_{\min}}$$  \hspace{1cm} (36)

We assume that the circuit design time, \( t_c \), the CAD layout time, \( t_{CAD} \) and \( SR \), the reticle cost are related to \( NG \) as:

$$t_c = K_1 \cdot K_p \cdot NG \cdot (1 - \frac{1}{\sqrt{NG}})$$  \hspace{1cm} (37)

$$t_{CAD} = K_p \cdot NG \cdot [\ln(NG) \cdot (K_{21} + K_{22} \cdot K_p) + K_{23} \cdot n_r]$$  \hspace{1cm} (38)

and

$$SR = K_3 \cdot K_p \cdot NG \cdot n_r$$  \hspace{1cm} (39)

where \( n_r \) = number of reticles required

These assumptions are most valid for VLSI. For small area die, fixed costs will make \( t_c \), \( t_{CAD} \) and \( SR \) essentially independent of \( NG \).

Thus for VLSI,

$$S_{d/2} = SCE \cdot K_1 \cdot K_p \cdot NG \cdot (1 - \frac{1}{\sqrt{NG}}) + SCAD \cdot K_p \cdot NG \cdot [\ln(NG) \cdot (K_{21} + K_{22} \cdot K_p) + K_{23} \cdot n_r] +$$

$$K_3 \cdot K_p \cdot NG \cdot n_r + \frac{SML \cdot f \cdot K_p \cdot NG}{80} \ln \left( \frac{A_{\max} - A_{\min}}{A_d - A_{\min}} \right)$$  \hspace{1cm} (40)
The costs of making master and working photolithography masks are assumed to be contained in the previous SW term. The reticle fab costs are assumed to be contained in the SR term. The reticle fab costs are assumed to contain all costs to go from the layout, however, it is done to the printed reticles. For a computer-aided layout done on a CAD system, the major cost of reticle generation, (for VLSI), will be the time required on a pattern generator to generate a circuit of complexity \( f \cdot K_p \cdot NG \). The assumption that \( SR = f \cdot K_p \cdot NG \) will be valid under these conditions.

The constants \( K_1, K_{21}, K_{22}, K_{23}, \) and \( K_3 \) must be obtained by experience curves and will be highly dependent on the LSI manufacturer, the labor skills and equipment available. They will also depend strongly on the design fabrication approach chosen. For example, the constants will be significantly smaller for a "semi-custom" design where only the design of one or two mask levels is involved.

To complete the present model for cost we must develop the dependence of SAC and STC on level of integration, NG, or die area, \( A_d \). The die assembly cost will be composed of a fixed cost related to processing a die through the assembly operation and other cost components which will vary with die area and NG to some extent. A complete assembly operation, and test sequence is shown in Figure 19. Those assembly operations which have some dependence on die area are:

- wafer scribe
- optical inspection prior to die attach
Figure 19. Integrated circuit chip packaging and testing sequence.
The area dependence of the rest of the operations is small and depends mostly on the number of pins on the chip package or the number of bond pads on the chip. The level of integration is in general related to the square of the number of pin-outs. The overall assembly cost of an IC is dominated by the number of bonds required, the package cost and fixed labor costs and overhead. For this analysis, it is assumed that the assembly cost, \( \text{SAC} \), is proportional to \( K_p \sqrt{\text{NG}} \).

The testing cost of complex IC's is a complicated function of many factors. The dominant factors are:
- equipment costs (NRE)
- labor
- circuit complexity and design which determines test times

The number of gates, \( \text{NG} \), enters the cost function in that more complex functions are more difficult to test and test time increases. Test time is more dependent on the number of pins on the IC package than on actual die area. In a volume testing situation, the cost \( \text{STC} \) will be totally determined by test time. [12]

In this analysis it will be assumed that the number of pins will determine test cost and that the test cost \( \text{STC} \) varies as \( K_p \sqrt{\text{NG}} \).

Equation (30) along with equation (40) can now be used to estimate \( \text{SDM} \) vs \( A_d \). Inserting equation (21) to eliminate die area and express the cost \( \text{SDM} \) in terms of the level of integration we get:
\[ SDM = \frac{SW}{\gamma A \cdot \gamma FT} \cdot \frac{4[A_{NG} + B \cdot K_p \cdot NG + BP \cdot K_p \cdot \sqrt{NG}]}{\pi d^2} \]

\[ \left(1 + \frac{D_n \cdot K_a \cdot [A_{NG} + B_1 \cdot K_p \cdot NG + BP \cdot K_p \cdot \sqrt{NG}]}{\gamma NG} \right)^n + \]

\[ K_{p \cdot NG \cdot Nm} \cdot [SC + (1 - \frac{1}{\gamma NG}) \cdot K_1 + SCAD \cdot [\ln(NG)(K_{21} + K_{22} \cdot K_p) + K_{23} \cdot n_r] + \]

\[ K_{3 \cdot n_r} + K_p \cdot \frac{SML \cdot NG}{\delta o \cdot N_m} \ln \left( \frac{B_{mx} / B_{mn} - 1}{B_{1} / B_{1mn} - 1} \right) + \frac{SAC}{\gamma A \cdot \gamma FT} + \frac{STC}{\gamma FT} \]

(41)

where:

- \( K_{p \cdot NG \cdot B_{mx}} \) = routing area maximum (before hand optimization of routing)
- \( K_{p \cdot NG \cdot B_{mn}} \) = theoretical minimum routing area
- \( f \) = number of critical mask levels which are hand optimized to reduce layout area

The number, \( N_m \), of IC chips manufactured of any one type is mainly the product of the number of electronic systems, \( NES \), and the number of applications of the chip per system, \( NA \).

\[ N_m = NA \cdot NES \cdot \left[1 + B \cdot \frac{NES \cdot TL \cdot NG}{2.5 \cdot 10 \cdot \log(NG)} \right]^{10^6} \]

(42)
IV. DIE & SYSTEM COST CURVES

A. Introduction

In this section we examine briefly the values of $\Delta M$ and $\Delta G$ vs level of integration, $N$. In order to do the analysis we must make assumptions which provide the necessary constants in equation (16) and (41). Specific values will of course vary widely among manufacturers. However, some general trends can be observed.

The basic assumptions are given in Section IV-B and Section IV-C presents a cost analysis along with a discussion of key results. The basis language computer program which was used in the analysis is presented in Appendix D.

B. Assumptions

To study the dependence of $\Delta M$ and $\Delta G$ we assume that the LSI chip under consideration is of the order of the 10 gate level or higher since some fundamental assumption in the development of equation (40) will be invalid otherwise. (These assumptions have all been discussed in Section III-A and C.) We also assume that the LSI chips are to be manufactured in an existing volume fabrication area that is typically found in the semiconductor industry today at custom LSI manufacturers (eg. A.M.I.). Four cases will be taken:
Case I. A full custom, 7 mask level, CMOS LSI design, including all levels from logic design to final packaged parts.

Case II. Standard off-the-shelf chips for the sake of reference.

Case III. A semi-custom, 9 mask level CMOS LSI design being a double-metal standard transistor array chip (e.g., STAR) and custom design of three mask levels.

Case IV. A semi-custom, 7 mask level CMOS LSI design being a single-metal standard gate array and custom design of one mask level.

In all cases, $SDM/NG$ vs NG and $STG$ vs NG will be presented.

**Case I: Full custom CMOS LSI**

We assume:

$AG = 0.025 \text{ mm}^2$ (40 gates/mm$^2$)

$d = 100 \text{ mm}$

$D_n = 10 \text{ defects/in}^2 = 0.0155 \text{ defects/mm}^2$

$K_A = 0.8$

$SW = $200.00, $Y_A = 0.95, Y_{FT} = 0.90$

$K_p = 3$

$B_{1\text{mn}} < B_1 \leq B_{1\text{mx}}$, $B$ adjusted for minimum $STG$

$BP = 0.0375 \text{ mm}^2$

$SCC = $15.00/hr

$K_1 = 1 \text{ hr/gate-pin}$

$SCAD = $220/hr

$K_{21} = 1.4 \times 10^{-2}$, $K_{22} = 7.0 \times 10^{-4}$, $K_{23} = 1.8 \times 10^{-2}$
$K_3 = \$1/\text{gate-pin}$

$SML = \$10.00/\text{hr}$

$\beta_0 = 3 \text{ gate-pin-lev/hr}$

$B_{1mx}/B_{1mn} = 4$

$B_{1mn} = \frac{AG}{2 \cdot K_p}$

$SAC = 0.1 \cdot K_p \cdot \sqrt{NG}$

$ST = 0.2 \cdot K_p \cdot \sqrt{NG}$

$SRPL = 200 + 2 \cdot K_p \cdot \sqrt{N} \cdot (1 + \sqrt{NESS})$

$SRPR = SRPL + \frac{SCA \cdot NES}{10 \cdot NESS}$

$B = 0.05$

$TL = 45,000 \text{ hr}$

$MU = 2$

$f = 6$

$NA = 1$

$SCB = 50.00, SCA \cdot \frac{K_p}{NG} \cdot \frac{K_c}{Nm} \cdot \left\{ SCE \cdot K_1 \cdot \left(1 - \frac{1}{\sqrt{NC}}\right) + SCAD \cdot \left[ln(NG) \cdot (K_{21}+K_{22} \cdot K_c) + \frac{3 \cdot K_{23}}{\beta_0} \cdot 2 \ln(3) \right] \cdot \frac{NESS}{NES} \cdot \left(2 \cdot K_c + 750 + \frac{500}{Nm} + 10 \cdot K_c \cdot \sqrt{NC} \cdot \frac{NESS}{NES} \right) \right\}$

where $K_c = K_p \sqrt{NG} \text{ pads per chip and}$

$NC = \frac{N}{NG} \cdot \frac{NESS}{NES} \text{ IC's per module}$

$N = 10,000$

$NESS = 50$

$CESS = NES \frac{N}{NG}$

$n = 6 \text{ (bond pad assumed non-critical masking level)}$

$n_r = 7$
CASE II: Standard CMOS LSI (same as Case I except no charge for $d/\zeta$)

CASE III: Semi-Custom CMOS LSI in double-metal (STAR) $n_r=3, n=8, f=3$

CASE IV: Semi-Custom CMOS LSI in single-metal

We assume (parameters not listed are same as above)

\[ AG = 0.1 \text{ mm}^2 \]

\[ \beta_{1MN} = \frac{A_G}{K_p} \]

\[ n = 6 \]

\[ f = 1 \]

\[ K_a = 0.4 \]

\[ n_r = 1 \]

C. Analysis and Results

Figure 21 displays the total system cost per gate for all four cases. As expected, the minimum system cost occurs with the use of standard off-the-shelf IC's with a level of integration of greater than 77 gates per chip. Standard IC's with NG less than 77 can economically be replaced with single-metal semi-custom IC's. Standard IC's with NG less than 55 can be replaced by full-custom IC's. Standard NG's less than 74 can be replaced with double-metal semi-custom IC's. For example, a system with standard IC's of NG=22 could be replaced with a system with double-metal IC's of NG=630 for one-half the system cost. This in spite of the fact that only 53 copies of each IC type will be produced at a cost of over $4,000 per individual chip.

The benefit-to-cost ratio (B/C) is a popular tool for decision making. Figure 22 displays the B/C for replacing standard MSI and SSI devices with
FIGURE 20. COST PER GATE VS NUMBER OF GATES (50 SYSTEMS).
FIGURE 21. BENEFIT TO COST RATIO VS NUMBER OF SYSTEMS.
FIGURE 22. BENEFIT PER SYSTEM vs NUMBER OF SYSTEMS.
the various custom device types. Note that a B/C of 1 represents the break even point. B/C is plotted as a function of the desired number of electronic systems where each custom design is used only once per system. Below 5 systems standard SSI is more economical than any custom approach. For 5 to 45 systems, single-metal semi-custom is more economical than standard SSI but not standard MSI. From 45 to 500 systems, double-metal semi-custom STAR devices are the least expensive approach. For greater than 500 systems, full-custom devices are the best choice.

Figure 23 displays the actual cost savings per system relevant to the B/C plotted in Figure 22.
REFERENCES


[9] RADC Reliability Handbook and Mil. Std. 217B.


APPENDIX A


Integrated-circuit fabrication; LSI processing techniques. Schmid, Herman, T-MFT 72 Dec 19-31 (1C09).


"The Primary Pattern Generator:
   Introduction, K. M. Poole, p. 2031
   Part III--The Control System, P. G. Dowd, M. J. Cowan, P. E. Rosenfeld and A. Zacharias, p. 2061
November 1970.


Economic Considerations in IC Testing, Gary Strong, Mar. p. 52.

Computer-Aided Design for Photomask Production, F. K. Richardson, G. L. Resor, June, p. 60.

Computerized Mask Making for Complex Memory Chips, J. McCracken, C. Johnson, Sept., p. 36.


Expected Levels of Circuit Integration in the Early 70's, Bernard Reich, Feb., p. 60.

Integrated Circuits for the Industrial World, Lloyd Maul, Sept., p. 43.

Plastic Semiconductor Devices and Integrated Circuits for Military Applications, Bernard Reich, Jan., p. 53.

An Overview of Photomasking Technology in the Past Decade, Austin J. O’Malley, June, p. 57.

Automatic Mask Alignment in MOS/LSI Processing, K. Clark, Feb., p. 48.

Computer-Controlled Artwork Generation at 10X. Richard Cast, Feb., p. 29.


Silicon Wafer Technology—State of the Art, J. T. Law, Jan., p. 25.


Low-Cost Interactive Graphics for Solid State Design, David Albert, Feb., p. 44.

Photo-Composition and LSI, Joseph P. Murphy, Gerald Henriksen, Les Woods, Jun., p. 29.


"Fundamental limitations in microelectronics: I. MOS technology,"


"Interactive scheme for computer simulation of semiconductor devices,"
Seidman & Choo, 1972-Nov., p. 1229.


BIBLIOGRAPHY


17. "Custom LSI Fades into Background.", G. Sideris, Electronics, January 10, 1974, pp. 74-78.


52. "Packaging of Very LSI Chips", J. Murphy, Electronic Packaging Products, Volume 12, Number 5, May, 1972, pp. 44-60.


56. "Quality Assurance Aspects of Custom LSI", J. Flood, AGARD
LECTURE SERIES, Number 75, April, 1975.

57. "Recent SOS Technology, Advances and Applications", R. Ronen &
F. Micheletti, Solid State Technology, August, 1975,
pp. 39-46.

58. "Redundancy for LSI Yield Enhancement", E. Tammaru & J. Angell,
IEEE Journal of Solid-State Circuits, Volume SC-2, Number

A. Aitkeen, A. McArthur, Bell Northern Research, Ottawa,
Canada, pp. 327-30.

60. "Reliability Characteristics of Various Microcircuit Technologies",
M. Klein & H. Lauffenburger, SAE preparation number 770227

61. "Research and Development of a Large-Scale Electronic System",

62. "Screened Multilayer Ceramics for Thick Film Hybrids", T. Ihochi,
IEEE Transactions on Parts, Hybrids, and Packaging,
Volume PHP-10, Number 2, June, 1974, pp. 115-119.

63. "Silicon-on-Sapphire Complementary MOS Memory Cells", J. Allison
& F. Heiman, IEEE Journal of Solid-State Circuits,

64. "Single-Slice Superhet", W. Peil & R. McFadyer, IEEE Spectrum,
March, 1977, pp. 54-57.

65. "What Level Of LSI Is Best For You? G. Moore, Electronics,
February 16, 1970, pp. 126-13-.

66. "Yield Analysis of Large Integrated-Chips", A. Gupta & J. Lathrop,
IEEE Journal Of Solid-State Circuits, Volume SC-7, Number
5, October, 1972, pp. 389-404.

Arrays", R. Seeds, paper at Fairchild Semiconductor, Palo
Alto, California.
BIBLIOGRAPHY


PROGRAM NOTATION

\[
\begin{align*}
A &= \text{AG} & K_7 &= K_{21} \\
B &= B & K_8 &= K_{22} \\
B_1 &= B_1 & K_9 &= K_{23} \\
B_2 &= B_{1m} & L &= TL \\
B_3 &= B_{1mx} & M &= MU \\
C_1 &= \$W & N &= N \\
C_2 &= \$AC & N_1 &= n \\
C_3 &= \$TC & N_2 &= n_r \\
C_5 &= \$RPL & N_3 &= N_m \\
C_6 &= \$RPR & N_4 &= NA \\
C_7 &= \$CB & N_9 &= NC \\
C_8 &= \$TG & F &= BP \\
C_9 &= K_C & R_1 &= SCE \\
D &= D_n & R_2 &= SCAD \\
D_1 &= d & R_3 &= SML \\
F &= f & S &= NES \\
G &= \text{NG} & S_1 &= NESS \\
K_1 &= K_1 & T &= \beta_o \\
K_3 &= K_3 & Y_3 &= Y_A \\
K_4 &= K_P & Y_4 &= Y_{FT} \\
K_5 &= K_A
\end{align*}
\]
1000 N3=N3*{(1+R4*(S/S1))*(N/G)*2.5F-6*LG1(G)}
1001 N4=N4+MANUFACTURED OF ONE TYPE IC
1002 F3=F3*G+K4*+R+K4*+G.5
1003 C3=C3+(1.1*6+1/3*5Y41)*F9*(1+K5*K9)*N1
1002 X1=E0/G
1102*X1=IC FAH COST PER GATE
1103*CHLS COST PPL GATE=x2
1104*CAD COST PER GATE=x3
1105*MAN LAYOUT OPTIM. COST PER GATE=x4
1106*ASSEMBLY COST PER GATE=x6
1107 x5=x5*(Y3/Y4/G)
1108*TEST COST PER GATE=x7
1109*MANF. COST PER IC=x9=Q=xG
1110 x=x1.2/(Y3/Y4/G)
1111 Z=Z+2.5F-6*LG1(G)/G
1200*TOTAL COST PER LINE=(S+G)=C0=CHIP+S+MOD+DES+MOD:ASSY+PARTS+REPLACE+REPAIR
1210*EFFECTIVE GATE FAILURE RATE=Z
1220*COMPLETE
1221 V1=(1+R4*(S/S1)+811)*R4*H/G
1230*MOD=U/L5
1231 C9=C9*G.5
1232 N9=N9/SU/(6S1)
1233 V2=(N9+C9*(G+H5))/(R1)+R2+(LOG(N9)+R7)+R8+C9)+R9)+3*1)
1234 V2=V2+3*1*49+LOG(N1)/(1+N3+G)
1235 V2=V2/N
1240*MOD=R=5S=V3
1241 V5/(2+C9)+5000/W3+10*C9((S1/S1/5)**.5)*S1/(S+H)
1250*PARTS=V4
1251 V4=(1-R1)+47*L7
1260*FACE=V5
1261 V5=L7+47+C5
1270 C6=C6*(V2+V45)+N*5/S1.10)
1270*REPAIR=V6
1271 V6=V6*(1-B)+C6
1280 C6=1+V2+V5/V4+V5+V6
1300 RETURN
2000 1=1 & TB=0
2010 FOR TB=1 TO 10
2020 TB=TB+1*2*4*(10-19)
2030 H1=H1*(B3-B2)*.9**TB & GOSUM 1000
2040 M8=C8
2050 B1=H1*(R3-H2)*.9*TB1**TB & GOSUM 1000
2060 IF C8=MA THEN 2800
2070 1=1
2080 NEXT 19
2100 RETURN
3000 N3=1F4 & 1=1 & TR=0
3002 FOR I=1 TO 10
3004 TR=TR+Ix2**((10-I)9)
3005 N1=N2+(N3-N2)*.99**T & GOSUB 1001
3006 N3=CN
3010 U1=N2+(N3-N2)*.99**T & GOSUB 1001
3020 IF CA=MA THEN 3040
3040 I=1
3040 NEXT 19
3100 IF F1=x1 & F2=x2 & F3=x3 & F4=x4 & F5=x5 & F6=x6 & F7=x7 & F8=x8
3102 GOSUB 1000
3110 X1=F1 & x2=F2 & x3=F3 & x4=F4 & x5=F5 & x6=F6 & x7=F7 & x8=F8
3110 C4=C4+CV!=(1+F*S*L*N+1/S1)xC4*N/G&CR=V1+V2+V3+V4+V5+V6
3120 RETURN
FAST