NOTICE

THIS DOCUMENT HAS BEEN REPRODUCED FROM MICROFICHE. ALTHOUGH IT IS RECOGNIZED THAT CERTAIN PORTIONS ARE ILLEGIBLE, IT IS BEING RELEASED IN THE INTEREST OF MAKING AVAILABLE AS MUCH INFORMATION AS POSSIBLE
FINAL REPORT

ADVANCED DIGITAL SAR PROCESSING STUDY

BY

LLOYD W. MARTINSON
BRIAN P. GAFFNEY
BEDE LIU
RICHARD P. PERRY
ABRAHAM RUVIN

This work was performed for the Jet Propulsion Laboratory, California Institute of Technology, sponsored by the National Aeronautics and Space Administration under Contract NAS7-100.

RCA Government Systems Division
Missile and Surface Radar
Mooresstown, NJ 08057
FINAL REPORT

ADVANCED DIGITAL SAR PROCESSOR STUDY

BY

LLOYD W. MARTINSON
BRIAN P. GAFFNEY
BEDE LIU
RICHARD P. PERRY
ABRAHAM RUVIN

This work was performed for the Jet Propulsion Laboratory, California Institute of Technology, sponsored by the National Aeronautics and Space Administration under Contract NAS7-100.

RCA/Government Systems Division
Missile and Surface Radar
Moorestown, N.J. 08057
ABSTRACT

A design of a highly programmable, land based, real time synthetic aperture radar (SAR) processor requiring a processed pixel rate of 2.75 MHz or more in a four-look system was conducted. Variations in range and azimuth compression, number of looks, range swath, range migration and SAR mode were specified. A number of alternative range and azimuth processing algorithms were examined and analyzed in conjunction with projected integrated circuit, digital architecture, and software technologies.

The selected design for the Advanced Digital SAR Processor (ADSP) employs an FFT convolver algorithm for both range and azimuth processing in a parallel architecture configuration. This overall design approach met all of the system implementation and performance criteria for programmability, modularity, adaptability to VLSI, low risk, reliability and cost.

The report provides algorithm performance comparisons, a detail design of the selected system, implementation tradeoffs and the results of a supporting survey of integrated circuit and digital architecture technologies. Cost tradeoffs and projections with alternate implementation plans are presented.
# TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>SECTION</th>
<th>TITLE</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0</td>
<td>INTRODUCTION</td>
<td>1</td>
</tr>
<tr>
<td>2.0</td>
<td>TECHNICAL DISCUSSION</td>
<td>3</td>
</tr>
<tr>
<td>2.1</td>
<td>ADSP SYSTEM REQUIREMENTS</td>
<td>3</td>
</tr>
<tr>
<td>2.1.1</td>
<td>Functional Requirements</td>
<td>4</td>
</tr>
<tr>
<td>2.1.2</td>
<td>ADSP System Scope</td>
<td>6</td>
</tr>
<tr>
<td>2.1.3</td>
<td>Analysis of ADSP Requirements</td>
<td>7</td>
</tr>
<tr>
<td>2.1.3.1</td>
<td>SAR Parameter Variation</td>
<td>7</td>
</tr>
<tr>
<td>2.1.3.2</td>
<td>Mode Variations</td>
<td>8</td>
</tr>
<tr>
<td>2.1.3.3</td>
<td>Range Cell Migration</td>
<td>11</td>
</tr>
<tr>
<td>2.1.3.4</td>
<td>Clutter Lock Requirements</td>
<td>12</td>
</tr>
<tr>
<td>2.1.3.5</td>
<td>Automatic Focusing Requirement</td>
<td>12</td>
</tr>
<tr>
<td>2.2</td>
<td>PROCESSING ALGORITHMS</td>
<td>15</td>
</tr>
<tr>
<td>2.2.1</td>
<td>Basic SAR Processing Functions</td>
<td>15</td>
</tr>
<tr>
<td>2.2.2</td>
<td>Time Domain Processing</td>
<td>18</td>
</tr>
<tr>
<td>2.2.2.1</td>
<td>General Time Domain Processing Consideration</td>
<td>18</td>
</tr>
<tr>
<td>2.2.2.2</td>
<td>Serial Time Domain Processor (Type A)</td>
<td>20</td>
</tr>
<tr>
<td>2.2.2.3</td>
<td>Parallel Time Domain Processor</td>
<td>24</td>
</tr>
<tr>
<td>2.2.2.4</td>
<td>Type A, B Comparison</td>
<td>26</td>
</tr>
<tr>
<td>2.2.2.5</td>
<td>Prefilter and Multilook Integrator</td>
<td>27</td>
</tr>
<tr>
<td>2.2.2.6</td>
<td>Time Domain Hardware Summary</td>
<td>30</td>
</tr>
<tr>
<td>2.2.3</td>
<td>FFT Convolver</td>
<td>31</td>
</tr>
<tr>
<td>2.2.4</td>
<td>Subarray Processing</td>
<td>34</td>
</tr>
<tr>
<td>2.2.5</td>
<td>Two-dimensional Convolution</td>
<td>39</td>
</tr>
<tr>
<td>2.2.5.1</td>
<td>Full Range Azimuth Correlation 2-D Process</td>
<td>39</td>
</tr>
<tr>
<td>2.2.5.2</td>
<td>2-D Convolution With Range Compressed Data</td>
<td>40</td>
</tr>
<tr>
<td>2.2.5.3</td>
<td>Hybrid 2-D Process</td>
<td>45</td>
</tr>
<tr>
<td>2.2.6</td>
<td>Range Correlation</td>
<td>46</td>
</tr>
<tr>
<td>2.2.6.1</td>
<td>Range FFT Convolver</td>
<td>46</td>
</tr>
<tr>
<td>2.2.6.2</td>
<td>Step Transform Linear Frequency Modulated (LFM) Signal Matched Filter</td>
<td>49</td>
</tr>
<tr>
<td>2.2.6.3</td>
<td>Digital Tapped Delay Line Correlator</td>
<td>51</td>
</tr>
<tr>
<td>SECTION</td>
<td>TITLE</td>
<td>PAGE</td>
</tr>
<tr>
<td>---------</td>
<td>-------</td>
<td>------</td>
</tr>
<tr>
<td>2.2.7</td>
<td>Algorithm Study Summary</td>
<td>52</td>
</tr>
<tr>
<td>2.3</td>
<td>Performance Levels</td>
<td>55</td>
</tr>
<tr>
<td>2.3.1</td>
<td>Performance Procedure</td>
<td>55</td>
</tr>
<tr>
<td>2.3.1.1</td>
<td>Generation of the Time Signal</td>
<td>55</td>
</tr>
<tr>
<td>2.3.2</td>
<td>FFT - Convolver Algorithm</td>
<td>57</td>
</tr>
<tr>
<td>2.3.2.1</td>
<td>Range Migration Compensation</td>
<td>57</td>
</tr>
<tr>
<td>2.3.2.2</td>
<td>Azimuth Matched Filter</td>
<td>59</td>
</tr>
<tr>
<td>2.3.2.3</td>
<td>Weighting</td>
<td>59</td>
</tr>
<tr>
<td>2.3.2.4</td>
<td>Time Domain Output</td>
<td>61</td>
</tr>
<tr>
<td>2.3.2.5</td>
<td>Interpolation and Weighting Simulation Results</td>
<td>61</td>
</tr>
<tr>
<td>2.3.3</td>
<td>Step Transform - Subarray Approach</td>
<td>64</td>
</tr>
<tr>
<td>2.3.3.1</td>
<td>Description of Subarray Simulation</td>
<td>64</td>
</tr>
<tr>
<td>2.3.3.2</td>
<td>Subarray Simulation Results</td>
<td>68</td>
</tr>
<tr>
<td>2.3.4</td>
<td>Performance Comparisons</td>
<td>70</td>
</tr>
<tr>
<td>2.4</td>
<td>Technology Survey</td>
<td>72</td>
</tr>
<tr>
<td>2.4.1</td>
<td>Digital Integrated Circuits</td>
<td>72</td>
</tr>
<tr>
<td>2.4.1.1</td>
<td>Survey of Integrated Circuit (IC) Manufacturers</td>
<td>72</td>
</tr>
<tr>
<td>2.4.1.2</td>
<td>IC Technology Trends</td>
<td>73</td>
</tr>
<tr>
<td>2.4.1.3</td>
<td>Random Access Memories</td>
<td>74</td>
</tr>
<tr>
<td>2.4.1.4</td>
<td>EPROMS, PROMS, ROMS</td>
<td>76</td>
</tr>
<tr>
<td>2.4.1.5</td>
<td>IC Logic Functions</td>
<td>77</td>
</tr>
<tr>
<td>2.4.1.6</td>
<td>VHSIC</td>
<td>78</td>
</tr>
<tr>
<td>2.4.2</td>
<td>Digital Architecture</td>
<td>80</td>
</tr>
<tr>
<td>2.4.2.1</td>
<td>Pipeline Processor</td>
<td>81</td>
</tr>
<tr>
<td>2.4.2.2</td>
<td>Parallel Processor</td>
<td>82</td>
</tr>
<tr>
<td>2.4.2.3</td>
<td>Single Instruction - Multiple Data (SIMD)</td>
<td>83</td>
</tr>
<tr>
<td>2.4.2.4</td>
<td>Cross-bar</td>
<td>84</td>
</tr>
<tr>
<td>2.4.2.5</td>
<td>Multi-bus Architecture</td>
<td>85</td>
</tr>
<tr>
<td>2.4.2.6</td>
<td>Programmable Signal Processor Developments</td>
<td>86</td>
</tr>
<tr>
<td>2.4.3</td>
<td>Software</td>
<td>87</td>
</tr>
<tr>
<td>SECTION</td>
<td>TITLE</td>
<td>PAGE</td>
</tr>
<tr>
<td>---------</td>
<td>------------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>2.5</td>
<td>ADSP SELECTED DESIGN</td>
<td>92</td>
</tr>
<tr>
<td>2.5.1</td>
<td>Selection of Algorithm</td>
<td>92</td>
</tr>
<tr>
<td>2.5.1.1</td>
<td>Key ADSP Requirements</td>
<td>92</td>
</tr>
<tr>
<td>2.5.1.2</td>
<td>Programmability</td>
<td>92</td>
</tr>
<tr>
<td>2.5.1.3</td>
<td>Incremental Implementation and Growth</td>
<td>93</td>
</tr>
<tr>
<td>2.5.1.4</td>
<td>Burst Multimode Processing</td>
<td>94</td>
</tr>
<tr>
<td>2.5.1.5</td>
<td>Algorithm Cost Comparisons</td>
<td>97</td>
</tr>
<tr>
<td>2.5.1.6</td>
<td>Risks</td>
<td>97</td>
</tr>
<tr>
<td>2.5.1.7</td>
<td>Summary and Selection</td>
<td>98</td>
</tr>
<tr>
<td>2.5.2</td>
<td>Selection of Architecture</td>
<td>99</td>
</tr>
<tr>
<td>2.5.3</td>
<td>Design</td>
<td>101</td>
</tr>
<tr>
<td>2.5.3.1</td>
<td>Range Correlator Design</td>
<td>101</td>
</tr>
<tr>
<td>2.5.3.2</td>
<td>Linear Range Migration Correction</td>
<td>104</td>
</tr>
<tr>
<td>2.5.3.3</td>
<td>Corner Turning Memory</td>
<td>104</td>
</tr>
<tr>
<td>2.5.3.4</td>
<td>Azimuth Correlation</td>
<td>106</td>
</tr>
<tr>
<td>2.5.3.5</td>
<td>Multilook Integrator</td>
<td>107</td>
</tr>
<tr>
<td>2.5.3.6</td>
<td>Clutter Lock</td>
<td>108</td>
</tr>
<tr>
<td>2.5.3.7</td>
<td>Generation of Focus Function</td>
<td>110</td>
</tr>
<tr>
<td>2.5.3.8</td>
<td>Control System</td>
<td>111</td>
</tr>
<tr>
<td>2.5.3.9</td>
<td>Test Subsystem</td>
<td>113</td>
</tr>
<tr>
<td>2.5.3.10</td>
<td>Physical Configuration</td>
<td>113</td>
</tr>
<tr>
<td>2.5.4</td>
<td>Impact of Technology</td>
<td>115</td>
</tr>
<tr>
<td>2.6</td>
<td>ADSP SCHEDULE AND COST FACTORS</td>
<td>117</td>
</tr>
<tr>
<td>2.7</td>
<td>IMPLEMENTATION PLAN ALTERNATIVES</td>
<td>119</td>
</tr>
<tr>
<td>3.0</td>
<td>CONCLUSIONS/RECOMMENDATIONS</td>
<td>122</td>
</tr>
<tr>
<td>4.0</td>
<td>NEW TECHNIQUES</td>
<td>124</td>
</tr>
<tr>
<td>APPENDIX</td>
<td>PART I - SAR Signal Generation</td>
<td>A1</td>
</tr>
<tr>
<td></td>
<td>PA - FFT Convolver Azimuth Correlator</td>
<td>A23</td>
</tr>
<tr>
<td></td>
<td>PART III - Subarray Azimuth Processor</td>
<td>A36</td>
</tr>
</tbody>
</table>
### LIST OF ILLUSTRATIONS

<table>
<thead>
<tr>
<th>FIGURE</th>
<th>TITLE</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Satellite SAR Parameters</td>
<td>3</td>
</tr>
<tr>
<td>2</td>
<td>ADSP Elements</td>
<td>6</td>
</tr>
<tr>
<td>3</td>
<td>Continuous Mode Integration Requirements</td>
<td>9</td>
</tr>
<tr>
<td>4</td>
<td>Interleaved Polarization Burst Mode</td>
<td>10</td>
</tr>
<tr>
<td>5</td>
<td>Interleaved Bursts At Two Frequencies</td>
<td>11</td>
</tr>
<tr>
<td>6</td>
<td>Focused SAR Image Processing Functions</td>
<td>15</td>
</tr>
<tr>
<td>7</td>
<td>Satellite Radar Swath</td>
<td>16</td>
</tr>
<tr>
<td>8</td>
<td>Azimuth Resolution Element Motion Relative Fixed Antenna</td>
<td>17</td>
</tr>
<tr>
<td>9</td>
<td>Multi-Look Time Domain Processor Functions</td>
<td>18</td>
</tr>
<tr>
<td>10</td>
<td>Serial Time Domain Azimuth Processor</td>
<td>19</td>
</tr>
<tr>
<td>11</td>
<td>Parallel Time Domain Azimuth Processor (Type B)</td>
<td>20</td>
</tr>
<tr>
<td>12</td>
<td>Detail of Type A Processor</td>
<td>21</td>
</tr>
<tr>
<td>13</td>
<td>Multiplexed (4X) Type A Correlator Channels</td>
<td>23</td>
</tr>
<tr>
<td>14</td>
<td>Detail of Type B Processor</td>
<td>25</td>
</tr>
<tr>
<td>15</td>
<td>Multi-Look Filtering Functions</td>
<td>28</td>
</tr>
<tr>
<td>16</td>
<td>Low Pass Filter (32nd Order) Decimate by 4</td>
<td>29</td>
</tr>
<tr>
<td>17a</td>
<td>Multi-Look Integrator</td>
<td>30</td>
</tr>
<tr>
<td>17b</td>
<td>FFT Convolution-Azimuth Processing</td>
<td>32</td>
</tr>
<tr>
<td>18</td>
<td>Unique Relationship Between Range Migration and Frequency</td>
<td>33</td>
</tr>
<tr>
<td>19</td>
<td>Block Diagram of Subarray Azimuth Processor</td>
<td>35</td>
</tr>
<tr>
<td>20</td>
<td>Continuous Deramping and Subarray Processing</td>
<td>36</td>
</tr>
<tr>
<td>21</td>
<td>Deramp Coarse Resolution</td>
<td>36</td>
</tr>
<tr>
<td>22</td>
<td>Bulk Storage in Subarray Process</td>
<td>38</td>
</tr>
<tr>
<td>23</td>
<td>Two-Dimensional Convolution Using FFT Processing</td>
<td>39</td>
</tr>
<tr>
<td>24</td>
<td>Polynomial Transform Operations</td>
<td>41</td>
</tr>
<tr>
<td>25</td>
<td>First Stage of Polynomial Transform</td>
<td>42</td>
</tr>
<tr>
<td>26</td>
<td>Merging of Two MxM/2 Arrays</td>
<td>44</td>
</tr>
<tr>
<td>27</td>
<td>Hybrid SAR Processor</td>
<td>46</td>
</tr>
<tr>
<td>28</td>
<td>FFT Matched Filter System</td>
<td>47</td>
</tr>
<tr>
<td>FIGURE</td>
<td>TITLE</td>
<td>PAGE</td>
</tr>
<tr>
<td>--------</td>
<td>------------------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>29</td>
<td>FFT Convolution-Range Processing</td>
<td>48</td>
</tr>
<tr>
<td>30</td>
<td>Step Transform LFM Pulse Compression Algorithm</td>
<td>50</td>
</tr>
<tr>
<td>31</td>
<td>Step Transform LFM Range Pulse Compression Processing</td>
<td>50</td>
</tr>
<tr>
<td>32</td>
<td>Time Domain Range Convolver Controls</td>
<td>52</td>
</tr>
<tr>
<td>33</td>
<td>Baseline Azimuth Parameters</td>
<td>53</td>
</tr>
<tr>
<td>34</td>
<td>Quadratic and Linear Range Migration</td>
<td>56</td>
</tr>
<tr>
<td>35</td>
<td>Generation of the Time Signal</td>
<td>57</td>
</tr>
<tr>
<td>36</td>
<td>Range Migration</td>
<td>58</td>
</tr>
<tr>
<td>37</td>
<td>Sidelobe Definitions</td>
<td>60</td>
</tr>
<tr>
<td>38</td>
<td>Subarray Formation</td>
<td>64</td>
</tr>
<tr>
<td>39</td>
<td>First FFT in Subarray Approach</td>
<td>65</td>
</tr>
<tr>
<td>40</td>
<td>Subarray Range Migration Correction</td>
<td>66</td>
</tr>
<tr>
<td>41</td>
<td>Coefficient Selection</td>
<td>68</td>
</tr>
<tr>
<td>42</td>
<td>Memory Chip Capacity Trends</td>
<td>75</td>
</tr>
<tr>
<td>43</td>
<td>Memory Costs/Bit Trends</td>
<td>76</td>
</tr>
<tr>
<td>44a</td>
<td>Comparison of New Technologies on Clock Rate - Gate Basis</td>
<td>79</td>
</tr>
<tr>
<td>44b</td>
<td>Example ADSP Pipeline Processor (FFT Convolver)</td>
<td>82</td>
</tr>
<tr>
<td>45</td>
<td>Example ADSP Parallel Processor (FFT Convolver)</td>
<td>83</td>
</tr>
<tr>
<td>46</td>
<td>SIMD (Single Instruction - Multiple Data Stream)</td>
<td>84</td>
</tr>
<tr>
<td>47</td>
<td>Cross-Bar Architecture</td>
<td>85</td>
</tr>
<tr>
<td>48</td>
<td>Multi-Bus Architecture</td>
<td>85</td>
</tr>
<tr>
<td>49</td>
<td>Burst Processing Delays</td>
<td>95</td>
</tr>
<tr>
<td>50</td>
<td>Interrupted Burst Processing with Many Looks</td>
<td>96</td>
</tr>
<tr>
<td>51</td>
<td>Advanced Digital SAR Processor Design</td>
<td>102</td>
</tr>
<tr>
<td>52</td>
<td>Range Correlator</td>
<td>103</td>
</tr>
<tr>
<td>53</td>
<td>Corner Turning Memory Function</td>
<td>105</td>
</tr>
<tr>
<td>54</td>
<td>Corner Turning Memory Organization</td>
<td>105</td>
</tr>
<tr>
<td>55</td>
<td>Range Migration Correction and Matched Filter</td>
<td>106</td>
</tr>
<tr>
<td>56</td>
<td>Multi-Look Integrator</td>
<td>107</td>
</tr>
<tr>
<td>57</td>
<td>FFT Convolver Control</td>
<td>113</td>
</tr>
<tr>
<td>58</td>
<td>Test System Concept</td>
<td>114</td>
</tr>
<tr>
<td>FIGURE</td>
<td>TITLE</td>
<td>PAGE</td>
</tr>
<tr>
<td>--------</td>
<td>------------------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>59</td>
<td>IC Technology Projection</td>
<td>116</td>
</tr>
<tr>
<td>60</td>
<td>Signal Processor Architecture Projection</td>
<td>116</td>
</tr>
<tr>
<td>61</td>
<td>Effect of Schedule on Cost</td>
<td>117</td>
</tr>
<tr>
<td>62</td>
<td>Typical Expenditure Rates</td>
<td>118</td>
</tr>
<tr>
<td>63</td>
<td>Recommended Schedule</td>
<td>119</td>
</tr>
</tbody>
</table>
## LIST OF TABLES

<table>
<thead>
<tr>
<th>TABLE</th>
<th>TITLE</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>SAR Mission Set</td>
<td>4</td>
</tr>
<tr>
<td>2</td>
<td>ADSP Baseline Functional Requirements</td>
<td>5</td>
</tr>
<tr>
<td>3</td>
<td>Type-A Circuits -- Interconnections</td>
<td>23</td>
</tr>
<tr>
<td>4</td>
<td>Type-B Circuits -- Interconnections</td>
<td>26</td>
</tr>
<tr>
<td>5</td>
<td>Type-A, B Comparisons</td>
<td>27</td>
</tr>
<tr>
<td>6</td>
<td>Time Domain Module Summaries</td>
<td>31</td>
</tr>
<tr>
<td>7</td>
<td>Omitted</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>Range FFT Convolver Alternatives</td>
<td>49</td>
</tr>
<tr>
<td>9</td>
<td>Look-Parameter Azimuth Processor Variations for Baseline SAR System</td>
<td>54</td>
</tr>
<tr>
<td>10</td>
<td>Interpolation Formulas</td>
<td>59</td>
</tr>
<tr>
<td>11</td>
<td>Ideal Characteristics of Weighting Functions</td>
<td>61</td>
</tr>
<tr>
<td>12</td>
<td>FFT Convolver Interpolator Results</td>
<td>62</td>
</tr>
<tr>
<td>13</td>
<td>Effect of Weighting Functions, FFT Convolver</td>
<td>63</td>
</tr>
<tr>
<td>14</td>
<td>Subarray Overlap</td>
<td>69</td>
</tr>
<tr>
<td>15</td>
<td>Effect of Weighting of First FFT in Subarray Process</td>
<td>70</td>
</tr>
<tr>
<td>16</td>
<td>Linear Range Migration (24 cells)</td>
<td>71</td>
</tr>
<tr>
<td>17</td>
<td>Linear Range Migration (40 cells)</td>
<td>71</td>
</tr>
<tr>
<td>18</td>
<td>Random Access Memories</td>
<td>74</td>
</tr>
<tr>
<td>19</td>
<td>EPROMS, PROMS, ROMS</td>
<td>77</td>
</tr>
<tr>
<td>20</td>
<td>IC Logic Functions</td>
<td>78</td>
</tr>
<tr>
<td>21</td>
<td>ADSP Functional Characteristics</td>
<td>80</td>
</tr>
<tr>
<td>22</td>
<td>Key Characteristics of Candidate HOLs</td>
<td>91</td>
</tr>
<tr>
<td>23</td>
<td>Key ADSP Requirements</td>
<td>92</td>
</tr>
<tr>
<td>24</td>
<td>Algorithm Programmability</td>
<td>93</td>
</tr>
<tr>
<td>25</td>
<td>Incremental Growth and Implementation</td>
<td>94</td>
</tr>
<tr>
<td>26</td>
<td>Relative Algorithm Costs</td>
<td>97</td>
</tr>
<tr>
<td>27</td>
<td>ADSP Algorithm Development Risks</td>
<td>98</td>
</tr>
<tr>
<td>28</td>
<td>Algorithm Summary Comparison</td>
<td>99</td>
</tr>
<tr>
<td>29</td>
<td>Pipeline - Parallel Architecture Comparison</td>
<td>100</td>
</tr>
<tr>
<td>30</td>
<td>Processor Comparisons (FFT Convolver Algorithm -- FFTs)</td>
<td>100</td>
</tr>
<tr>
<td>TABLE</td>
<td>TITLE</td>
<td>PAGE</td>
</tr>
<tr>
<td>-------</td>
<td>----------------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>31</td>
<td>Clutter Lock Simulation Results</td>
<td>109</td>
</tr>
<tr>
<td>32</td>
<td>ADSP System Control Requirements</td>
<td>111</td>
</tr>
<tr>
<td>33</td>
<td>FFT Range Correlator Convolver Variations</td>
<td>112</td>
</tr>
<tr>
<td>34</td>
<td>Module Summary</td>
<td>115</td>
</tr>
<tr>
<td>35</td>
<td>Alternative Trade-off</td>
<td>120</td>
</tr>
</tbody>
</table>
1.0 INTRODUCTION

A general practice in synthetic aperture radar (SAR) systems has been to use a specially tailored processor to convert the raw radar signals to imagery. The advent of practical digital signal processing techniques, brought about by LSI technology, has made high performance, multi-mission programmable SAR digital signal processors feasible. This is the final report of a study to quantify various issues related to the hardware development of such a SAR processor. The generic name for the processor is the Advanced Digital SAR Processor and it shall be referred to from this point on in the report as the ADSP.

A very broad set of performance goals have been set by the Jet Propulsion Laboratory (JPL) for the ADSP. These are discussed in Section 2.1 together with the system performance requirements.

Two principle design facets are examined, processing algorithms and technology. The algorithms are further divided into time and frequency domain techniques; while the broad issue of technology includes digital integrated circuits, digital architecture and software. Section 2.2 gives a comprehensive description of the candidate processing algorithms together with hardware implementation approaches for them.

A key factor in the selection of a processing algorithm is the quality of imagery it produces. Extensive computer simulations have been developed and run to evaluate the performance of candidate algorithms. This data, given in Section 1.3, was then applied as appropriate to the hardware sizing of the various implementations.

Technology is addressed in Section 2.4 with the current state of the art and projections provided for digital integrated circuits, architecture and software.

A design recommendation for the ADSP is synthesized and described in Section 2.5. It meets all of the performance and implementation goals of the ADSP.

Key issues in the selection of an algorithm for the ADSP were its effectiveness in compensating for range migration, programmability for multiple modes, performance level and the inherent computation.
requirements and memory storage. The selection of an algorithm was
closely tied into the technology issues, particularly digital inte-
grated circuits and architecture. The design selected minimizes
memory storage and offers simple memory management techniques. It
provides a programmable architecture in modular form which offers
both incremental development and growth potential with little waste
of effort. Finally, the design has inherently high reliability
and maintainability features.

Cost factors, alternative development plans and tradeoffs are pre-
sented in Section 2.6 and 2.7.

Software developed under the program is provided in the appendix.
2.0 TECHNICAL DISCUSSION

2.1 ADSP SYSTEM REQUIREMENTS

A satellite SAR system is depicted in Figure 1. As the radar moves along its flight path, multiple radar pulses are coherently processed to achieve a resolution corresponding to the length of a synthetic antenna. This length is determined by the footprint of the real antenna on the surface. The limiting resolution of the SAR is thus determined by the size of the real antenna and is equal to one half its diameter. To achieve radar returns which depict the contours of the surface, an oblique incidence angle is employed. In addition, a forward look angle off broadside is common. Resolution in the cross track, or range, dimension is achieved by using conventional radar pulse compression techniques. The total range swath covered is also constrained to the dimensions of the radar footprint.

\[
\mu_A = \frac{\lambda R}{2L_{\text{max}}} = \frac{D}{2}
\]

\[
\mu_R = \frac{C}{2R \sin \theta}
\]
2.1.1 Functional Requirements

The ADSP requirements have been established in anticipation of processing a wide variety of SAR data. SAR missions which represent a comprehensive set for design parameter purposes are given in Table 1. Both satellite and aircraft SAR are represented.

Table 1
SAR Mission Set

<table>
<thead>
<tr>
<th>MISSION SET</th>
<th>RESOLUTION (m)</th>
<th>SWATH WIDTH (km)</th>
<th>NUMBER OF LOOKS</th>
<th>INCIDENT ANGLE</th>
<th>FREQUENCY</th>
<th>POLARIZATION*</th>
<th>ALTITUDE (km)</th>
</tr>
</thead>
<tbody>
<tr>
<td>SEASAT</td>
<td>25</td>
<td>100</td>
<td>4</td>
<td>22.54</td>
<td>1275</td>
<td>S</td>
<td>500</td>
</tr>
<tr>
<td>SIR REFIGHT</td>
<td>40</td>
<td>50</td>
<td>7</td>
<td>20-70</td>
<td>1275</td>
<td>S</td>
<td>210-280</td>
</tr>
<tr>
<td>AIRCRAFT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>L</td>
<td>10-20</td>
<td>18-35</td>
<td>8</td>
<td>0-60</td>
<td>1275</td>
<td>S</td>
<td>3-12</td>
</tr>
<tr>
<td>X</td>
<td>10-20</td>
<td>18-35</td>
<td>8</td>
<td>0-60</td>
<td>9600</td>
<td>S</td>
<td>3-12</td>
</tr>
<tr>
<td>VOIR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>HI-RES 52°</td>
<td>75</td>
<td>TBD</td>
<td>4</td>
<td>52</td>
<td>1275</td>
<td>S</td>
<td>250</td>
</tr>
<tr>
<td>LO-RES 52°</td>
<td>300</td>
<td>30</td>
<td>30</td>
<td>52</td>
<td>1275</td>
<td>S</td>
<td>250</td>
</tr>
<tr>
<td>ICEX</td>
<td>150</td>
<td>360</td>
<td>6</td>
<td>36.42</td>
<td>9600</td>
<td>S</td>
<td>700</td>
</tr>
<tr>
<td>ERSAR L**</td>
<td>15</td>
<td>40</td>
<td>4</td>
<td>60°</td>
<td>1275</td>
<td>D</td>
<td>300</td>
</tr>
<tr>
<td>ERSAR X**</td>
<td>15</td>
<td>40</td>
<td>4</td>
<td>60°</td>
<td>9600</td>
<td>D</td>
<td>300</td>
</tr>
</tbody>
</table>

* S = SINGLE, D = DUAL
** PRELIMINARY

The most stressing signal processing requirement of the missions in Table 1 is the ERSAR (Earth Resources SAR) which has been selected by JPL for the baseline design mission for the ADSP. Functional requirements for the baseline mission are given in Table 2.

Both range and azimuth processing requirements are included. Specifications are also provided for range migration correction, reference function update; integrated sidelobe level and output data format.
Table 2
ADSP Baseline Functional Requirements

<table>
<thead>
<tr>
<th>RANGE CORRELATOR</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>INPUT SAMPLE RATE (COMPLEX WORDS)</td>
<td>11MHz</td>
</tr>
<tr>
<td>RANGE COMPRESSION RATIO</td>
<td>410</td>
</tr>
<tr>
<td>RANGE PULSE LENGTH</td>
<td>475 (COMPLEX SAMPLES)</td>
</tr>
<tr>
<td>RANGE INTEGRATED SIDELOBE RATIO DUE TO PROCESSING</td>
<td>-15dB</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>AZIMUTH CORRELATOR</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>SWATH WIDTH (OUTPUT PIXELS)</td>
<td>4,000</td>
</tr>
<tr>
<td>RADAR PRF</td>
<td>2,500Hz</td>
</tr>
<tr>
<td>NUMBER OF AZIMUTH LOOKS (CONCURRENTLY PROCESSED)</td>
<td>4</td>
</tr>
<tr>
<td>AZIMUTH BANDWIDTH PER LOOK</td>
<td>500Hz</td>
</tr>
<tr>
<td>AZIMUTH COMPRESSION RATIO PER LOOK</td>
<td>350</td>
</tr>
<tr>
<td>RANGE WALK COMPENSATION ACROSS 1 LOOK</td>
<td>28 SLANT RANGE BINS</td>
</tr>
<tr>
<td>RANGE WALK COMPENSATION ACROSS 4 LOOKS</td>
<td>86 SLANT RANGE BINS</td>
</tr>
<tr>
<td>RANGE CURVATURE COMPENSATION ACROSS 4 LOOKS</td>
<td>7 SLANT RANGE BINS</td>
</tr>
<tr>
<td>REFERENCE FUNCTION UPDATING RATE</td>
<td>CROSS-TRACK EVERY 8 SAMPLES; ALONG TRACK EVERY 12,000 RADAR PULSES</td>
</tr>
<tr>
<td>AZIMUTH INTEGRATED SIDELOBE RATIO DUE TO PROCESSING</td>
<td>-20dB</td>
</tr>
<tr>
<td>OUTPUT PIXEL FORMAT (BOTH OPTIONS A AND B ARE REQUIRED)</td>
<td>A) SELECTABLE 12 BITS IN AMPLITUDE OVER 80dB DYNAMIC RANGE</td>
</tr>
<tr>
<td></td>
<td>B) COMPLEX SINGLE LOOK PIXELS 12 BITS I, 12 BITS Q</td>
</tr>
</tbody>
</table>

Changes in operating mode are anticipated to occur within a SAR mission and these changes could involve, altitude, look angle, resolution, number of looks, swath width and the range and/or azimuth weighting functions. The processor is required to operate in a continuous or burst mode. The former has the sensor emitting non-changing parameters. The latter interleaves alternate bursts with different parameters, yet permits contiguous imagery formation. Alternate bursts may involve different radar frequencies, different polarizations or different antenna pointing angles.

Design objectives of the ADSP include programmable features to permit range compression from 10 to 600, azimuth compression from 20 to 350 per look and swath width from 500 to 4000 pixels. A desired feature provides the capability to tradeoff looks, resolution and swath width within the capabilities of the processor.
Modularity in design was a key functional design objective. This feature could provide greater swath width (up to four times the baseline), more parallel looks and multiple frequencies and polarizations.

2.1.2 ADSP System Scope

The principal elements of the ADSP as shown in Figure 2 are an input data handling facility to permit either real time or recorded data to be processed, a range correlator, an azimuth correlator and a multi-look integrator. All of the high speed processing hardware is encompassed in the pipeline from data input to output. The host computer is used to set up conditions for mission operation. These will include SAR parameters and overall control commands. The hardware itself will respond to the program commands and under firmware control will complete the required operations. A goal of the system design was to maintain software simplicity for the host computer by incorporating as much as possible of the SAR variables in the hardware.
2.1.3 Analysis of ADSP Requirements

2.1.3.1 SAR Parameter Variation

The azimuth resolution for operation near broadside is given by:

$$\delta_{AZ} = \frac{K_a R_s}{2V_s T_L}$$

where $R_s$ = slant range, $\lambda$ = wavelength, $V_s$ = satellite velocity and $T_L$ = coherent look time. The azimuth beam width factor $K_a$, is associated with the receive weighting required to achieve a desired sidelobe level. For -36 dB sidelobe level, $K_a = 1.2$ for a Taylor $\bar{n} = 8$ weighting function. This weighting produces an integrated sidelobe level, ISL, of -25 dB. When other sources of sidelobes are included such as digital granularity and the lack of interpolation in range cell migration compensation, an overall ISL of -20 dB is obtained.

The chirp bandwidth associated with the coherent look time is given by:

$$B_L = \frac{2V_s^2 T_L}{\lambda R_s} = \frac{K_a V_s}{\delta_{AZ}}$$

For the ERSAR case $V_s = 7.73$ km/sec, $\delta_{AZ} = 15$ m, $K_a = 1.2$ and $B_L = 618.4$ Hz for each look. At $\lambda = 0.235$ m, $T_L = 0.686$ sec., $B_L T_L = 424$ and the angle compression during the look angle $= 424/1.2 = 353$.

For four looks the total processed bandwidth $= 4B_L = 2473.6$ Hz. The azimuth beamwidth that just matches this spectrum is given by $\delta_B = 4V_s T_L / R_s = 0.0375 \ (2.15^\circ)$. The antenna length required for this beamwidth is $L_A = 0.886 \lambda / \delta_B = 5.55$ meters, assuming uniform illumination. The PRF of the ERSAR = 2500. The ratio of the PRF to the four-look bandwidth $= 1.01$. This ratio is lower than it should be for low doppler aliasing (angle grating lobes). A calculation shows that the integrated grating lobes from the four looks is only -8.2 dB. A higher ratio of PRF to four-look bandwidth would be required for reduced grating lobes; however, the range grating lobes would then be
required for reduced grating lobes; however, the range grating lobes would then be excessive unless the swath were reduced by the same ratio that the PRF was increased. The sampled range to allow for a 40 km swath at 60° incidence and a 35.2 μsec transmitted pulse requires 266.1 μsec. The ratio of the 2500 PRF period to 266.1 μsec = 1.503 is a reasonable value to inhibit range grating lobes adequately. A lower ratio of periods caused by a higher PRF would cause the range grating lobes to appear.

SAR mission sets given in Table 1 can be evaluated as a function of the number of looks, swath width and required resolution for the optimum PRF and antenna parameters. For the case of dual frequency such as ERSAR-L and ERSAR-X, the real antenna lengths, PRFs, and look bandwidths would be identical. However, the antenna widths and angle compression should be scaled by the wavelength. Dual polarization reception could be simultaneous, if desired. However, dual polarization transmission would have to be orthogonal either by frequency or time. The possibility for change in look angle depends upon an adequate ratio of PRF period to A/D sampling time for the desired swath. Electronic scanning or beam switching can be employed to change the look angle if the ratio is less than 1.5. The requirement for a "burst mode" involving interleaving different frequencies, polarization, and pointing angle may also require azimuthal electronic scan. This is discussed in Section 2.1.3.2. Of course, several PRFs may be required to center the swath window between the ambiguous transmission pulses to avoid eclipsing if the look angle or orbit attitude is changed.

### 2.1.3.2 Mode Variations

The ADSP is required to have the flexibility to process data from a wide variety of different missions described in Table 1 and to accommodate continuous or burst modes.

Figure 3 shows the case for four looks in the continuous mode integration for azimuth cell j, where Look 4 coherently integrates the first $N_A/4$ samples and Look 1 coherently integrates the last $N_A/4$ samples over the azimuth beam. The four looks are noncoherently integrated and
registered at the correct range and azimuth cell. As each new azimuth sample is received, a beam is completed for each look and one final integrated multilook azimuth image sample is completed.

Figure 3
Continuous Mode Integration Requirements

In the burst mode, a number of variations are possible. When bursts are interleaved and do not involve frequency changes, the integration patterns shown in Figure 4 are obtained. In the case shown in Figure 4a, two polarizations are interleaved by bursts in a four-look mode. The result is that the output imagery is available on a two-look two-polarization basis. A polarization comparison of image samples can then be made. The processing can be identical in form to the continuous case except that inefficiencies occur in that not all of the antenna coverage is integrated and used in the final imagery. This is because the field must be illuminated for a full look before the data can be processed to obtain a full integrated signal-to-noise ratio with the desired resolution.
A large number of looks can be transmitted on an interrupted basis as shown in Figure 4b. In this case, 32 looks are processed. Look integration procedures may be varied as a function of time, if the burst sequences are short. In the limiting case, each look can be an unfocussed segment of the entire beam. The beam is then split in angle into the number of "looks" processed. The Multiple burst looks must be placed in proper range registration prior to integration.

The conditions change if bursts of different frequencies are transmitted. If we assume that the antenna size remains the same, the high frequency has a proportionally narrower beam. Thus, if full coverage is desired, multiple bursts at different pointing angles must be transmitted. This is illustrated in Figure 5. For simplicity, the example of high frequency is four times the lower frequency and four looks are employed. The first burst at frequency \( F_1 \) provides the four-look coverage indicated. Quadrupling the frequency narrows the antenna beam proportionally and also increases the ground resolution by the same factor. To obtain the same final image resolution, only one fourth as many pulses need be transmitted per burst. But since the beam is narrower, it must be steered to a total of four angles with a separate burst transmitted at each angle. Four looks are processed at the high frequency also to maintain the final image resolution. A strip map can be generated in this way which has one look at each frequency for each image location.

Figure 4 Interleaved Polarization Burst Mode
2.1.3.3. Range Cell Migration

Range cell migration occurs during the synthetic aperture integration due to the radial range change between the radar and a ground scatterer. This migration consists of a linear component with time, \( rt \), and a quadrature ratio component, \( \frac{1}{2} Ft^2 \). The range cell migration function is analogous to the phase focusing function and can be derived in the same manner. The time, \( t \), is generally referenced to the point of closest approach, \( r_m \), for a non-rotating earth. A rotating earth component of velocity toward the radar will actually make the point of closest approach occur slightly later in time. An orbital altitude rate associated with eccentricity will also affect the time of closest approach. The radar beam pointing departure from broadside will shift the time of signal return and thus introduce an \( r \) term equal to \( V_s \cos \theta \), where \( \theta \) is the angle between the velocity vector and the ground scatterer.

Table 2 indicates that for ERSAR there are 86 slant range bins of range walk to be compensated for across the four looks. Assuming an incidence angle of 60°, a ground bin of 15 meters results in a slant range bin of 15 \sin 60° = 12.99 m. Thus, the range walk is 86 x 12.99 = 1117 m or 7.45 \mu sec. The range curvature is given as 7 slant range bins = 90.9 m. The maximum range walk across the farthest look = 1117/4 +
3/4 x 90.9 = 347.4 m or 26.7 slant range bins (slightly less than the 28 specified). The 4-look time is 4 x 0.686 = 2.744 sec. Thus, the maximum range rate is assumed to be 407.1 m/sec. The corresponding acceleration is 96.6 m/sec². The coherent integration of each look must take place along the curved range cells to achieve the desired resolution. The range cell migration infers a two-dimensional matched filter requirement for which the processing algorithm alternatives in Section 2.2 have been developed.

2.1.3.4. Clutter Lock Requirements

The approximate satellite position, velocity and altitude information is provided to the SAR processor. The SAR antenna pointing (roll, pitch and yaw) will be controlled within ±1°. Uncertainties in the data could easily cause the signal to depart in center frequency by more than the per look bandwidth. For example a yaw angle of 1° translates to a cross-cone angle of the slant range vector of 0.83° from broadside. This results in a shift in doppler of 950 Hz for the L-band 300 km ERSAR satellite. At X-band the same yaw shifts the doppler by 7153 Hz. Earth velocity for a satellite polar orbit has a radial component at the equator of \( V_{EQ} \sin(\text{incidence angle}) = 463 \times \sin 60° = 401 \text{ m/sec} \), causing a doppler shift of 3413 Hz at L-band. For accurate ERSAR mapping such as 10 m absolute location (\( \Delta X \)), the doppler shift due to the earth must be known to,

\[
\Delta f = \frac{2V}{R_s \Delta x} = \frac{2 \times 7730 \times 10}{564.4 \times .235} = 1.17 \text{ Hz cr 0.034%}
\]

Clutter locking should be maintained to within 100 Hz to keep the per look tuning within 20% of the look bandwidth (4% of the PRF). Errors greater than 50% of the look bandwidth will degrade the azimuth sidelobes due to azimuth spectral aliasing. Clutter locking errors due to satellite yawing do not cause a mapping error since the doppler used to tune the processing bandwidth to the signal spectrum is employed in forming the map location.

2.1.3.5 Automatic Focusing Requirement

The doppler chirp rate \( f_d \) of a target viewed by the SAR beam must be
matched by the azimuth correlation process to achieve the azimuth beam compression and desired target resolution. It is equal to \( f_d = 2\ddot{r}/\lambda \). The radial acceleration \( \ddot{r} \) is a function of the satellite velocity \( V_s \), the slant range \( R_s \), the ratio of the target distance \( y \) from the orbit axis to the orbit radius, \( R_E + h_E \), for near broadside operation for a non-rotating earth. The relation for a circular orbit is

\[
r = \frac{V_s^2y}{R_s(R_E + h_E)} = \frac{V_s^2 R_E \cos \alpha}{R_s(R_E + h_E)}
\]

where \( \alpha \) is the earth angle between the satellite and the earth target and \( h_E \) is the orbit height; \( R_E \) is the earth radius. The nominal value of \( \ddot{r} = 100.84 \text{ m/sec}^2 \) at the midpoint of the ERSAR swath \( (V_s = 7.73 \text{ km/sec, } R_E = 6373.95 \text{ km, } h_E = 300 \text{ km, } R_s = 564.4 \text{ km, } \alpha = 4.2^\circ) \). Over the 40 km swath, \( \ddot{r} \) varies from 104.03 m/sec\(^2\) at the near edge to 97.8 m/sec\(^2\) at the far edge. The variation \( \Delta \ddot{r} = 6.23 \text{ m/sec}^2 \) occurs across the 40 km swath, resulting in a change in doppler rate

\[
\Delta f_d = \frac{2\Delta \ddot{r}}{\lambda} = \frac{2 \times 6.23}{53} = 53 \text{ Hz/sec}
\]

The depth of focus, expressed in terms of allowable change in doppler rate, can be determined assuming a quadratic phase error allowance of \( \pm \pi/2 \) at both ends of the synthetic aperture relative to the center of the aperture. The phase error

\[
\Delta \theta = \pm \frac{\pi}{2} = 2\pi \int_0^{T/2} \int_0^{T/2} \Delta \dot{f}_d \, dt^2 = \frac{\pi}{4} \Delta \dot{f}_d \, T_L^2
\]

The term \( \Delta \dot{f}_d = \pm 2/T_L^2 \). Thus, the depth of focus, \( \text{DOF} = (4/T_L^2) \), where \( T_L \) is the time to form the synthetic aperture for each look.

For an azimuth compression ratio of 350 and a bandwidth of 500 Hz, \( T_L = 0.7 \text{ seconds} \). Thus, the depth of focus = \( 4/0.7^2 \) = 8 Hz/sec. From the point of view of a single look, the reference function does not have to change more often than 40 km \( (8 \text{ Hz/sec} : 53 \text{ Hz/sec}) = 6.04 \text{ km} \).
swath. However, the reference function will have to change more often in a cross-track direction to permit the registration of the four looks within 0.2 azimuth cell.

The presence of a quadratic phase error corresponds to a mismatch of the reference function chirp rate with the target chirp rate. This mismatch has the effect of a doppler error between the four looks, $\Delta f$, producing a misregistration of the images, $\Delta x$.

$$\Delta f = \frac{2V_s \Delta x}{\lambda R_s}$$

For $x = 0.2$, $\delta_{AZ} = 0.2 \times 15 = 3$ meters, $\Delta f = \frac{2 \times 7730 \times 3}{0.235 \times 564.4 \text{ km}} = 0.35 \text{ Hz}$

The time interval between the four looks $= 3T_L = 2.1 \text{ sec}$. The allowable change in doppler rate cross-range $= (0.35/2.1) = 0.17 \text{ Hz/sec}$. Thus, for registration, a new reference function should be applied more often than $40 \text{ km} \times (0.17 \text{ Hz/sec} \div 53 \text{ Hz/sec}) = 126 \text{ meters of swath}$, corresponding to $8.4$ resolution elements. The specification calls for a new reference function cross-track every 8 samples, which is reasonable. Fortunately, the chirp rate variation across the swath is deterministic from the geometrical parameter variations and may be computed from the one or two measured chirp rates refined by auto-focusing techniques.
This section describes the candidate SAR processing algorithm considered for the ADSP and gives pertinent implementation data on them. Performance levels are treated separately in the following section (Section 2.3).

2.2.1 Basic SAR Processing Functions

The formation of images from synthetic radar arrays follows the same principles found with optical lenses or real radar antennas. Images can be focused in the far-field when the energy reaches the antenna as a virtual plane wave relative to the antenna diameter or in the near field. The far-field SAR is generally termed an unfocused SAR and, being relatively simple to process, is not treated in this study. Processing in a focused SAR is essentially a two dimensional matched filter process as indicated in Figure 6.

Figure 6
Focused SAR Image Processing Functions
The range, or cross-track, dimension may be processed by conventional radar pulse compression techniques, the method used depending on the type of radar waveform employed. The azimuth, or along track, dimension can be considered in the same functional sense as the range dimension. Here, the radar footprint of the real antenna with its doppler frequency response forms a quadratic phase (or linear FM) function across its width. As the real antenna moves with its scanning platform the radar footprint "waveform" moves along the image plane in azimuth in the same manner that the uncompressed radar pulse moves across the image plane in range. Thus a filter matched to the radar footprint "waveform" operating in the azimuth dimension will compress the radar footprint to the resolution defined by its time and bandwidth parameters. The limiting azimuth resolution for a focused SAR is one half the azimuth dimension of the real antenna.

Figure 7
Satellite Radar Swath

Two other functional requirements are important in SAR processing, range migration and multiple looks. As a SAR satellite platform
moves along its track, the earth velocity causes the radar return to move linearly with the motion of the spacecraft (S/C) (See Figure 7). In addition, the range of a fixed point on the earth will vary in a quadratic manner as the S/C radar footprint moves past.

Radar returns from objects vary in amplitude as a function of the aspect angle of the radar. This tends to give radar mapping return a speckled appearance. The effect can be reduced by non-coherently summing coherently processed segments of the radar footprint "waveform". This multi-look processing reduces the final image resolution in proportion to the number of looks processed. The bandwidth of the processing required for each look is also proportionally reduced.

The combined effect of range migration, linear and quadratic range walk and multiple look processing is illustrated in Figure 8.

Figure 8
Azimuth Resolution Element Motion
Relative Fixed Antenna
2.2.2 Time Domain Processing

2.2.2.1 General Time Domain Processing Consideration

The general form of a time domain processor is shown in Figure 9. It essentially implements the SAR processing equations with a time domain analog of the functions. After range correlation, which consists of a tapped delay line finite impulse response filter in a time domain implementation, the signal is filtered (presumed) into bands corresponding to the looks to be processed. This serves to greatly reduce the computation requirements of the azimuth correlators. A simple example will illustrate the effect. Consider an azimuth correlator with 1000 azimuth samples over the total beamwidth with an azimuth doppler bandwidth (and sample rate) of 1000 Hz. The number of complex multiples per second to perform a time domain correlation is then $10^6$ per range cell. If the signal is processed as four looks, the bandwidth per look becomes $1000/4$ and the number of azimuth samples covering each look is $1000/16$ giving a total computation rate for four parallel look filters of $(1000 \times 1000 \times 4) = 10^6/16$ per range cell. Thus, the computation rate is inversely proportional to the square of the number of looks processed. The net complex computation rate for a time domain correlator is $\frac{C_{TABA}}{N_L^2}$.

Figure 9
Multi-Look Time Domain Processor Functions
where: $T_A$ is the synthetic aperture integration time, $B_A$ is the doppler bandwidth, $N_L$ is the number of looks, and $\alpha$ is the over-sampling factor.

After prefiltering and azimuth correlation, the multiple looks are summed. A time delay must be inserted in the look filter prior to summation to compensate for the time offset of the look energy from particular looks.

Two general types of architecture have been identified for time domain processor and have been evaluated in Reference 1. They have been designated Type A and Type B and we will continue to use those designations for clarity. Type A (Figure 10) is a classical tapped delay line matched filter in which the intertap delay lines connected serially contain the entire SAR range swath.

![Serial Time Domain Azimuth Processor](image-url)
Type B (Figure 11) performs azimuth filtering by the construction of parallel azimuth beam correlators, each accumulating the processed beam over the entire range swath. The general simplicity of form for these processors plus their minimization of memory storage makes them candidates for the ADSP. We will develop sufficient detail on these processors to permit evaluation on an equal hardware technology basis with the frequency domain methods.

Figure 11
Parallel Time Domain Azimuth Processor (Type B)

2.2.2.2 Serial Time Domain Processor (Type A)
Figure 12 is a more detailed sketch of a Type A or serial processor. The processing is segmented into processing units labeled as correlator #1, correlator #2 ... up to correlator N. Each processing unit has a FIFO (first-in, first-out) memory large enough to hold a single pulse radar sweep. Since the range processing is completed,
the FIFO memory covers the range swath plus any uncompensated range migration. The FIFO memory can be implemented with shift registers; but random access memories which have more capacity per chip, consume less power and are less expensive are a preferred choice. In addition, the storage length of a FIFO random access memory is easily changed by address control. The address control mechanism consists of a counter, a reset control word and a comparator. On each count new data is read into the memory and the data stored is read out. When the count reaches the value of the reset control word, the comparator will output a signal which resets the counter to zero. Thus, the delay (FIFO) capacity is easily changed. The memory read-modify-write cycle time must be less than the clock period. If it is not, multiple memory units can be multiplexed to meet the speed.

Figure 12
Detail of Type A Processor
Range migration compensation is accomplished within each correlator by a combination of variable clock interval (range cell) shifts ($T_v$) plus interpolation. Simulations indicate that a two point interpolator will give adequate performance, but for the highest quality imagery it may be desirable to use a three or four point interpolator. The focusing function storage in each correlator unit is related to the required increments of range migration compensation. Each significant variation in focusing function, nominally every 8 range cells for the baseline SAR mission, has an associated range migration compensation. The total reference storage in each correlator unit is at least $4000/8 = 500$ words of at least 34 bits. These bits would be assigned as 22 bits for focusing function, 7 bits for incremental range migration, and 5 bits for the interpolator.

In addition to the variable time delay in each range migration compensation memory, a fixed incremental delay is inserted to aid in conveniently obtaining an output summation. In effect, each correlator segment is operated offset in time by one range cell. Then, as the partial sums are passed from one unit to the next through register delays they are automatically added with the appropriate delays.

In the baseline SAR system requirements, the four look prefiltering will give a clock rate of $11/4 = 2.75$ MHz for each azimuth correlator. Obviously, the computational hardware in each correlator unit can be operated at a higher rate and this is reflected in the three circuit tabulations given in Table 3 for the Type A system. A typical configuration for a 4X multiplexed correlator is shown in Figure 13. Note also in Table 3 that the number of interconnections is modest for the Type A correlator modules.
Figure 13
Multiplexed (4X) Type A Correlator Channels

Table 3
Type-A Circuits -- Interconnections

<table>
<thead>
<tr>
<th>Function</th>
<th>Circuit Types</th>
<th>Circuits/Module 1X 2.75 MHz</th>
<th>Circuits/Module 3X 3.3 MHz</th>
<th>Circuits/Module 4X 4.1 MHz</th>
</tr>
</thead>
<tbody>
<tr>
<td>PRI STORE (8K X 22)</td>
<td>4K X 4 RAMS</td>
<td>12</td>
<td>24</td>
<td>48</td>
</tr>
<tr>
<td>PRI MEMORY CONTROL</td>
<td>MISCELLANEOUS</td>
<td>10</td>
<td>10</td>
<td>10</td>
</tr>
<tr>
<td>RANGE COUNTER</td>
<td>COUNTERS AND REGISTERS</td>
<td>4</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>RMC AND CONTROL</td>
<td>MISCELLANEOUS</td>
<td>60</td>
<td>70</td>
<td>90</td>
</tr>
<tr>
<td>FOCUS MULT</td>
<td>4 MULT, 2 ADDS</td>
<td>15</td>
<td>17</td>
<td>19</td>
</tr>
<tr>
<td>ADDER</td>
<td>ADDERS AND REGISTERS</td>
<td>16</td>
<td>24</td>
<td>26</td>
</tr>
<tr>
<td>CONTROL INTERFACE</td>
<td>MISCELLANEOUS</td>
<td>10</td>
<td>12</td>
<td>14</td>
</tr>
<tr>
<td><strong>TOTALS</strong></td>
<td></td>
<td>127</td>
<td>161</td>
<td>211</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>I/O INPUT</th>
<th>OUTPUT DELAYED</th>
<th>OUTPUT SUM</th>
<th>CONTROL IN-OUT</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>22</td>
<td>22</td>
<td>30</td>
</tr>
<tr>
<td><strong>TOTAL</strong></td>
<td>106</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
2.2.2.3 Parallel Time Domain Processor (Type B)

A detailed diagram of the Type B time domain processor is shown in Figure 14. Because of the nature of the architecture, a single common interpolator unit can be used for all of the correlators. However, this step creates a large I/O pin requirement and the accuracy that can be used is therefore limited. The example shown has eight, two point interpolators feeding the input bus. Range migration compensation is accomplished for each correlator by selecting the appropriate interpolated point and gating the desired range cell. The entire interpolation control sequence is generated and/or stored in the Common Control Unit. As the first correlator starts its integration process, the required RCM controls as a function of range for the first radar PRI are applied. This control sequence is then passed to the second correlator and the RCM control sequence for the second PRI is applied to the first correlator. This process is repeated until the last PRI to be integrated by the first correlator is received. A similar process is used for the focusing function store. The reference words pass serially through the string of correlators. When a correlator unit completes its integration process, its output is selected and it starts the integration process again.
Table 4 lists the circuit counts for various multiplexing alternatives for the Type B architecture.

Table 4

Type-B Circuits -- Interconnections

<table>
<thead>
<tr>
<th>FUNCTION</th>
<th>CIRCUIT TYPES</th>
<th>1x 2.12 MHz</th>
<th>2x 3.5 MHz</th>
<th>4x 7.1 MHz</th>
</tr>
</thead>
<tbody>
<tr>
<td>SELECT</td>
<td>8:1 SW</td>
<td>22</td>
<td>22</td>
<td>22</td>
</tr>
<tr>
<td>RCM MEM AND CONT</td>
<td>MISCELLANEOUS</td>
<td>14</td>
<td>28</td>
<td>56</td>
</tr>
<tr>
<td>FUNCTION STORE</td>
<td>MEMORY</td>
<td>6</td>
<td>12</td>
<td>24</td>
</tr>
<tr>
<td>ADDRESS GEN</td>
<td>MISCELLANEOUS</td>
<td>10</td>
<td>19</td>
<td>26</td>
</tr>
<tr>
<td>RANGE CELL ACCUM</td>
<td>4K X 4 RAMS</td>
<td>16</td>
<td>32</td>
<td>64</td>
</tr>
<tr>
<td>COMPLEX MULT</td>
<td>4 MULT</td>
<td>15</td>
<td>17</td>
<td>19</td>
</tr>
<tr>
<td>ADDER</td>
<td>ADDERS</td>
<td>16</td>
<td>18</td>
<td>20</td>
</tr>
<tr>
<td>CONTROL INTERFACE</td>
<td>MISCELLANEOUS</td>
<td>10</td>
<td>10</td>
<td>10</td>
</tr>
<tr>
<td>TOTAL CIRCUITS</td>
<td></td>
<td>109</td>
<td>161</td>
<td>237</td>
</tr>
<tr>
<td>1/10 INPUT</td>
<td></td>
<td>176</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FOCUS IN-OUT</td>
<td></td>
<td>48</td>
<td></td>
<td></td>
</tr>
<tr>
<td>INTERPOLATE IN-OUT</td>
<td></td>
<td>8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>OUTPUT</td>
<td></td>
<td>30</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CONTROL</td>
<td></td>
<td>16</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TOTAL</td>
<td></td>
<td>278</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

2.2.2.4 Type A, B Comparison

A qualitative comparison of the Type A and Type B time domain processors is shown in Table 5. There is not a significant difference in the estimated cost or performance of the two approaches. Type B offers more flexibility for variation of SAR parameters. However, this is only true if the number of looks are held constant and the compression factor is less than the established size. For both systems, if the number of looks are reduced it takes significantly more hardware correlator modules to achieve real time processing rates and the system must be reconfigured. Our preference is with the Type B system because of its greater programmability and somewhat less fault sensitivity.
2.2.2.5 Prefilter and Multilook Integrator

The general multilook (for four looks) prefilter situation is depicted for the input signal to the prefilter shown in Figure 15. The signal spectrum, which has been sampled at the sampling frequency $f_s$, is offset from the center by an amount $f_{off}$. The objective is to filter the signal into the four individual looks and decimate the sampling frequency by a factor of four. The clutter lock circuit will detect the offset frequency and this will be applied to the overall spectrum (point (a)) to center it about zero (point (b)). Each of the four individual look offset frequencies $f_1$, $f_2$, $f_3$, and $f_4$ are then applied and the result is low pass filtered to isolate the individual look bands. Since the bandwidth for each channel has been reduced by a factor of four, the sampling rate can also be reduced (decimated).
Figure 15
Multilook Filtering Functions

An implementation of the filtering and decimation function is given in Figure 16. A 32nd order low pass filter is used to achieve the desired passband and ripple characteristics. This is obtained from the approximation given in reference 2,

$$\Delta F \approx \frac{\ln 2 - \ln \delta_2}{\pi (M-1)}$$

where $\Delta F$ is the passband to stopband transition width, $M$ is order of the filter, and $\delta_2$ is the passband ripple.
if we set $\Delta F = .05$, and $\delta^2 = .01$ we obtain $N \approx 32$. In the implementation of Figure 16, the decimation is accomplished by the serial to parallel shift register tap registers operating at a reduced (4 to 1) clock rate. The decimation is exploited by operating the filter coefficient multipliers at the input clock rate and accumulating four products prior to the formation of the adder tree.

Figure 16
Low Pass Filter
(32nd Order) Decimate by 4

An implementation of the multilook integrator is shown in Figure 17a. The method shown with four individual look integrators is preferred
over the delay line approach since less memory is used. If \( X \) is the product of range cells times azimuth compression samples per look, the storage in Figure 17a is \( 4X \). A delay line approach (indicated in inset) would require \( 3X + 2X + X = 6X \).

![Diagram](image)

**Figure 17a**

Multilook Integrator

2.2.2.6 Time Domain Hardware Summary

Table 6 lists a hardware summary of the time domain processing options. The totals assume 11 MHz clock rates in the correlator modules. Although this speed is achievable, it is somewhat high for TTL application. We feel it is practical in this instance, since it is an on-module clock rate. Most of the module interface rates are at one fourth this rate or 2.75 MHz. Nevertheless, the total number of modules is 3 to 4 times as high as the number expected for an FFT convolver implementation.
2.2.3 FFT Convolver

Azimuth processing, using an FFT convolver, has been divided into two approaches: Case 1, discussed here, where the range and azimuth correlation are operated separately and Case 2, discussed in Section 2.2.5, where a two dimensional convolution is performed either including, or not including, the range compression function. Range compression alone using FFT convolution is discussed separately in Section 2.2.6.

FFT azimuth correlation is accomplished by forming an azimuth matched filter moving along constant range lines of the radar return. The
filter is formed by transforming the data to the frequency domain, multiplying by the complex reference of the azimuth focusing function and performing the inverse transform to convert the signal back to the time domain. The frequency transform filter thus formed performs a circular convolution of the azimuth focusing function with the signal data within the FFT window.

With multiple look processing, separate frequency filters must be provided for each look. This is done as shown in Figure 17b with separate spectral references for each look and separate inverse FFT’s. Because the frequency band coverage of a single look is a fraction of the total, the frequency samples can be decimated (reduced sample rate) prior to inverse FFT processing. In the example of Figure 17b with four looks, the number of inverse FFT points is reduced by a factor of four to coincide with a four to one reduction in bandwidth.

Figure 17b
FFT Convolution-Azimuth Processing
The ability to perform range migration compensation in the FFT convolver approach is due to the unique relationship of range migration and frequency coefficients in the azimuth processor as illustrated in Figure 18. As indicated in Figure 8, the range migration correction is a function of beam angle and the frequency coefficients are representative of beam angle. Therefore, range migration correction by shifting frequency coefficients in range will correct for all of the targets with energy in that coefficient. We have shown (Section 2.3) that for adequate performance the range migration correction must be refined using interpolated sample points.

![Figure 18: Unique Relationship Between Range Migration and Frequency](image)

We have selected the FFT convolver algorithm for the recommended ADSP design and discussion of its implementation is contained in Section 2.5.
2.2.4 Subarray Processing

Subarray (or step transform) SAR processing is performed by converting segmented received time data to the frequency domain and resolving the individual doppler trajectory of the map elements. Partitioning the data into small groups or subarrays permits range walk and other correction factors to be incorporated. This partitioning also enables a continuous strip map to be processed in an efficient manner by adding only new subarray data to the already accumulated data and dropping the old subarray data.

SAR processing using subarrays consists of the following five steps:

1. Focus data over short subarray time.
2. Store subarray data over large array length.
3. Combine subarray outputs to form large array.
4. Compute new subarray data entering large aperture.
5. Drop old subarray leaving large aperture.

Figure 19 illustrates the step transform algorithm. Since the data is being continuously fed into the step transform processor, the overlapped subarray computation can be performed as a running process. Similarly, the output fine resolution can be computed as soon as a full aperture of subarrays have been computed. This is also done as a running process where new subarray data is added while the old data is dropped.

Factors to be considered in implementing the subarray approach include input spectral aliasing, short aperture sidelobes, and straddling loss. These and other factors have been analyzed and are discussed in Reference 3.
The functional diagram of Figure 19 illustrates the subarray approach for an infinite deramping function. The azimuth processing begins with the application of the infinite deramping function following range pulse compression. The reference function applied is illustrated in Figure 20. It is essentially a continuous frequency ramp wrapping around at the sample rate. Total frequency coverage within the sample rate will cover the entire SAR antenna beam response including multiple looks and guard band. A single target will encompass the full response.

After demodulation, the data is collected in a subarray memory which forms overlapping subarray segments which are amplitude weighted and processed in the subarray focusing FFT. Data is then placed in a corner turning memory whose output is first processed for range walk compensation prior to final subarray combining. The subarray combining data is integrated along paths as indicated in Figure 21. Coherent integration occurs across a single look at a single coarse azimuth frequency with multiple look, non-coherent integration following along the same frequency.
Figure 20

Continuous Deramping and Subarray Processing

Figure 21

Deramp Coarse Resolution
Bulk storage in the subarray processor can be estimated by reference to Figure 22. The integration must occur along horizontal paths for each look. As new subarray data is received integration intervals as a function of frequency become filled. These are then read out and processed for fine resolution. Since the data can be discarded after integration the minimum storage requirements for each range cell will be contained within the four triangular patches with width covering a look integration time and height corresponding to the look bandwidth. Thus, if there are M subarray coefficients and N subarrays per look the minimum storage is $MN/2$ or $MN$ if a double buffered implementation is used. For the ERSAR case, the PRF is 2500 and the look integration is 0.7 seconds. The input time-bandwidth product is then 1750. Using a subarray size of 64 points and an overlap factor of 2 to 1, the number of subarrays per look becomes 54. The number of spectral coefficients used is $4/5$th of 64 = 52. The minimum memory storage is therefore $52 \times 54/2 = 1404$ per range cell or about $5.7 \times 10^6$ words to encompass 4086 range cells. A programmable design of the bulk storage unit in a subarray processor is difficult and it may simplify its control if a double-buffer arrangement can be used. In this case the total memory would be $11.4 \times 10^6$ words.

The complex computation rate for the baseline can be estimated per look interval per range cell as follows:

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Continuous deramp function:</td>
<td>$0.7 \times 2500 = 1750$</td>
<td></td>
</tr>
<tr>
<td>First FFT Wtg:</td>
<td>$54 \times 64$</td>
<td>3456</td>
</tr>
<tr>
<td>First FFT:</td>
<td>$54 \times 32 \times 6$</td>
<td>10,368</td>
</tr>
<tr>
<td>Second FFT Wtg:</td>
<td>$52 \times 64$</td>
<td>3328</td>
</tr>
<tr>
<td>Second FFT:</td>
<td>$52 \times 32 \times 6$</td>
<td>9984</td>
</tr>
<tr>
<td>Total per range cell</td>
<td>28,886</td>
<td></td>
</tr>
<tr>
<td>Total per 4086 cells</td>
<td>$113 \times 10^6$</td>
<td></td>
</tr>
<tr>
<td>Rate per second</td>
<td>$168 \times 10^6$</td>
<td></td>
</tr>
</tbody>
</table>

The rate of $168 \times 10^6$ assumes equal computational load for the weighting function and the FFT butterfly computations. If the weighting is accomplished by combining it with the FFT process, half of the weighting operation are eliminated and the net computation rate
becomes $148 \times 10^6$ complex operations per second.

Figure 22

Bulk Storage in Subarray Process
2.2.5 Two-dimensional Convolution

The 2-dimensional convolution approach to SAR azimuth processing has been divided into two parts, one in which the range correlation is included and the second for azimuth compression only and the 2-dimensional process is applied to correct for range migration. The latter approach also includes a hybrid FFT time domain technique.

2.2.5.1 Full Range Azimuth Correlation 2-D Process

Two dimensional convolution as illustrated in Figure 23 is an ideal approach in terms of computational efficiency for a single reference, but the small depth of focus for a single reference spectrum results in reduced efficiency. For example, the azimuth reference function must be updated every 6 km of swath to maintain single look focus. Over a 40 km swath, the reference would have to be adjusted at least 9 times if a 1024 x 4096 2-D array were used. The process also rules out the incorporation of multilook registration in the process since this requires a reference update every 8 range cells.

![Diagram of Two-Dimensional Convolution Using FFT Processing](image)

Figure 23

Two-Dimensional Convolution Using FFT Processing
2.2.5.2 2-D Convolution With Range Compressed Data

A 2-D convolution azimuth correlation procedure can also be employed on the range compressed data to accommodate range walk. This function can be done using the standard FFT algorithms (4) or other more recent algorithms such as the fast polynomial transform (5). The fast polynomial transform has been applied to SAR processing (6,7) and a short summary will be provided here.

Consider the convolution of the range compressed data \( \{a(m,n)\} \) with reference \( \{r(n,m)\} \), each of size \( M \times N \). For the SAR processing in mind, \( M \) is the number of range cells for which a single focusing function could cover, typically 128 or 256, and \( N \) is the azimuth coverage, typically 4096 or 8192.

From the data array \( \{a(m,n)\} \), we generate \( (r+1) \) subarrays, where \( r = 1 + \log_2(N/M) \). The \( i \)-th subarray \( \{a^i(m,n)\} \) is of size \( M \times (N/2^i) \), \( i = 1, 2, \ldots, 1 + \log_2(N/M) \) except array \( \{a^0(m,n)\} \) which is of size \( M \times (M/2) \). To generate \( \{a^1(m,n)\} \), we take each row of \( \{a(m,n)\} \), partition in the middle, take the sum and difference of the corresponding elements:

\[
a^1(m,n) = a(m,n) - a(m,n+M/2) \quad 0 \leq n < N/2 - 1
\]
\[
\bar{a}^1(m,n) = a(m,n) + a(m,n+M/2)
\]

Of the two arrays generated \( \{a^1(m,n)\} \) and \( \{\bar{a}^1(m,n)\} \). The first one is kept and the second is used to generate \( a^2(m,n) \), row by row, as follows:

\[
a^2(m,n) = \bar{a}^1(m,n) - \bar{a}^1(m,n + N/4) \quad 0 \leq n < \frac{N}{4} - 1
\]
\[
\bar{a}^2(m,n) = a^1(m,n) + \bar{a}^1(m,n + N/4)
\]

This process is illustrated in Figure 23.

* The notation is somewhat different from references (6) and (7).
The process is repeated \( r \) times, the last two arrays are \( \{a^r(m,n)\} \) and \( \{a^0(m,n)\} \) as indicated in Figure 24. The operation takes a total of \( 2MN \) additions.

The operation is also precomputed on the reference array \( \{r(m,n)\} \) and stored.

**FIGURE 24. Polynomial Transform Operations**

---

**Figure 24a.** Generation of \( \{a^1(m,n)\} \) from \( \{a(m,n)\} \) and of \( \{a^2(m,n)\} \) from \( \{a^1(m,n)\} \).

**Figure 24b.** Repetition of Figure 24a Process
The next step is to perform the polynomial transform of the arrays \( a'_i(m,n) \) and \( b'_i(m,n) \), \( i = 0, 1, \ldots, r \). The structure of the polynomial transform is very similar to radix 2 FFT, except each row in the array is treated as a single element. To illustrate with a "DIF" structure applied to the \( a'_i(m,n) \) array, we first take two rows \( M/2 \) apart, and take the sum and difference of the corresponding elements, i.e.,

\[
a'_i(m,n) + a'_i(m+M/2,n) \quad 0 \leq N/2-1
\]

The sum is left alone, but the difference is cyclic shifted (or wrapped around) by a prescribed amount (depending on the corresponding twiddle factor in the FFT structure) and the sign of the wrapped around part is changed as shown in Figure 25. These two rows are put back in the array and two more rows are taken out and operated on in this manner. After \( M/2 \) such operations, the first stage is completed. Another set of operation then commences, as in the 2nd stage of the FFT. That is, rows that are \( M/4 \) apart are operated on pairwise. This operation is repeated for the \( \log_2 M \) stages.

---

**Figure 25. First Stage of Polynomial Transform**
The "butterfly" operation in the polynomial transform can be pipelined by inserting the results back into the array in a criss-cross manner (8), as follows. For the first stage, the first pair is \( a_1^{l}(0,n) \) and \( a_1^{l}(M/2,n) \); the results are, for example, \( a_1^{l}(0,n) + a_1^{l}(M/2,n) \). The 2nd pair to operate on by the butterfly should be \( a_1^{l}(M/4,n) \) and \( a_1^{l}(3M/4,n) \), obtaining the results \( a_1^{l}(M/4,n) + a_1^{l}(3M/4,n) \) and \( a_1^{l}(M/4,n) - a_1^{l}(3M/4,n) \).

Now the results \( a_1^{l}(0,n) \) should be stored in row 0, \( a_1^{l}(0,n) \) in row \( M/4 \), \( a_1^{l}(M/4,n) \) in row \( M/2 \), and \( a_1^{l}(M/4,n) \) in row \( 3M/4 \).

The total number of additions for transforming the \( a_1^{l}(m,n) \) array is \( N \log_2 M \). So the total number of additions for transforming all the \( a_1^{l}(m,n) \) arrays is \( 2N \log_2 M \).

Again, we note that the polynomial transforms of the reference arrays \( \tilde{r}^{l}(m,n) \) can be precomputed and stored.

We denote the polynomial transforms of \( a_1^{l}(m,n) \) and \( \tilde{r}^{l}(m,n) \) by \( \tilde{a}^{l}(m,n) \) and \( \tilde{r}^{l}(m,n) \) respectively.

The next step is a cyclic like convolution of the rows of \( \tilde{a}^{l}(m,n) \) with \( \tilde{r}^{l}(m,n) \). The difference from the ordinary cyclic convolution is that the wrapped around part has a sign change. References (6) and (7) suggests the use of an idea proposed by Arambepola and Rayner (9) which accomplishes the convolution via a transform algorithm that is only a slight modification of the FFT algorithm by changing the twiddle factors. One could, on the other hand, use the straightforward FFT to compute the noncyclic convolution and simply do a circular shift and change the signs of part of the result. This step requires \( 2MN(\log_2 N - 3) \) additions and \( N(\frac{4N}{3} + \log_2 N - 3) \) multiplications.

Finally these \( (r + 2) \) arrays are combined to give the cyclic convolution of the data \( a^{l}(m,n) \) and the reference \( \tilde{r}^{l}(m,n) \). This step involves the merging of arrays of sizes \( M \times (N/2^i) \). The merge starts with the summing and differencing, element by element, two smallest arrays, each of size \( M \times (N/2^r) \) (Figure 26). The result is a \( M \times M \) array. This is then merged with the next size array \( (i=r-1) \), using the same element by element sum and difference. This process is continued until a final array of \( M \times N \) is obtained. This is the result of the cyclic convolution.
The advantages claimed by the fast Polynomial Transform method are:

1. It requires fewer multiplications than using the FFT.
2. The process of Polynomial transformation can be performed in parallel.

The comparison with FFT in terms of arithmetic operations are summarized in Table 1 of reference 6. The number of additions are comparable and the number of multiplications have a ratio of approximately 5:3 in favor of the polynomial transform. Bergland (10) has shown in 1968 that there is a 30% saving in multiplications if one uses radix 4 rather than radix 2. Recently Nakayama (11) proposed a mixed decimation FFT algorithm which results in a 15% saving over the conventional FFT for the radix 2 case. In his algorithm, the two input butterfly computation kernel is retained. The saving in the radix 4 case is about 5\%8%.

The computation of 2-dimensional transforms is conventionally carried out by first transforming each row and then transforming each column. It has been shown (12) that a simultaneous row-column decimation would result in a 25% saving. It is therefore possible to combine the simultaneous 2-dimensional decimation with the other schemes mentioned previously to obtain a substantial saving over the straightforward FFT approach. Indeed, it has been shown (13) that a 40\%50% saving
possible. Needless to say, the saving is achieved at the expense of increased complexity of the algorithm. But the polynomial transform approach, requiring operations on row vectors of different length also increases the complexity considerably over that of a conventional FFT. Thus, the first purported advantage of savings in arithmetic operations is achievable with other approaches with perhaps a simpler structure of the hardware processor. This latter point definitely would require further study to establish.

The second advantage of the polynomial transform is also not convincingly demonstrated. The arrays \(a_i(m,n)\) are of different sizes, the row sizes of successive arrays are two to one. Although these operations can be carried out in parallel, it is doubtful that the saving would be substantial. A considerable portion of the hardware would be idle. Essentially the speed advantage of using parallel operation would be about 2 to 1 but the hardware would be idling about half of the time.

The tentative conclusion we have reached at this time is that, in terms of simplicity of structure, a processor based on the conventional FFT or some minor modifications appears to be most attractive approach for a two-dimensional convolution.

2.2.5.3 Hybrid 2-D Process

A final 2-D process has been suggested by Wu and Liu (14). This approach, indicated in Figure 27, employs FFT convolution for azimuth correlation and a tapped delay line convolver for the range migration correction. Ordering of data appropriately for the tapped delay line convolver is accomplished by doing the azimuth processing with a multiplexed FFT structure. This method, which requires a larger memory storage, outputs data from the first FFT on a single frequency coefficient sequential range basis. Range migration correction can then be applied with a tapped delay line of length equal to the range migration. Modularity and an incremental growth and implementation are also difficult to achieve.

In principal this method is functionally equivalent to the FFT convolver algorithm using range interpolation in the range migration compensation. The
2.2.6. Range Correlation

2.2.6.1 Range FFT Convolver

The forward-inverse FFT frequency domain matched filter, Figure 28 is now an established technique for digital convolution for many applications (15). Matched filtering is accomplished by spectral domain multiplication with the inverse FFT providing the matched filtered time domain output.

The advantages of the forward-inverse FFT matched filter are well known and include:

- A computation-efficient algorithm.
- Complete waveform flexibility.
- Adaptable to modular construction.
Precise, predictable performance level.

Implementation can be adjusted to accommodate different processing speed requirements.

Will benefit from advanced technology developments.

Direct interpolation of output data possible.

Figure 28
FFT Matched Filter System

The input data can be processed from real sampled data as might be acquired with the intention of processing in an optical processor. Using the FFT for providing the real–complex conversion is the most convenient approach. If this is done the input data window is normally twice as long, but two real channels can be processed simultaneously in the complex FFT window.

The FFT matched filter (range correlator) will functionally have the form shown in Figure 29. Because the range swath interval is a fraction of the total radar pulse repetition interval (PRI) the range data is normally buffered after A/D conversion to slow down the data rate to the range correlator.
A tradeoff exists in setting the FFT processor parameters of an FFT convolver. In general, the larger the size of the FFT, the more efficient the computations. For the baseline system range processor, the total number range samples to be processed per pulse is 4000 (range image swath) plus 475 (uncompressed pulse length) plus 86 (range migration) for a total 4561 samples. This can be processed as a sliding aperture convolver with an FFT size of 1024 points or as a batch processor of 8192 or 4096 points. If the maximum FFT size is 4096, a separate FFT of 1024 must be processed to cover the total range interval. The net computation rate for the three cases is given in Table 8 which shows that the most computationally efficient size for the baseline system is the 4096 point FFT.
### Table 8
Range FFT Convolver Alternatives

<table>
<thead>
<tr>
<th>CHARACTERISTIC</th>
<th>SLIDING APERTURE</th>
<th>MAX-SWATH PROCESSOR</th>
</tr>
</thead>
<tbody>
<tr>
<td>FFT SIZE</td>
<td>$2^{n}$ WAVEFORM</td>
<td>$4096 + 1024$ FFT</td>
</tr>
<tr>
<td></td>
<td>(1024)</td>
<td>(8192 OR 4096 + 1024)</td>
</tr>
<tr>
<td>COMPUTATIONS PER PULSE</td>
<td>$812(2 \log_2 1024 + 2)$</td>
<td>$8192$ FFT</td>
</tr>
<tr>
<td></td>
<td>(90,112)</td>
<td>$4096(2 \log_2 8192 + 2)$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(114,588)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$4096 + 1024$ FFT</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$2048(2 \log_2 4096 + 2) + 512 (122)$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(164,512)</td>
</tr>
<tr>
<td>COMPUTATION RATE (COMPLEX OPERATIONS/sec)</td>
<td>$225 \times 10^6$</td>
<td>$8192$ FFT : $287 \times 10^6$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$4096 + 1024$: $161 \times 10^6$</td>
</tr>
</tbody>
</table>

2.2.6.2 Step Transform Linear Frequency Modulated (LFM) Signal Matched Filter

The step transform subarray algorithm was originally conceived as a technique for LFM matched filter processing (16,17). The algorithm is shown symbolically in Figure 30. A received LFM ramp is demodulated by a sawtooth ramp with the same slope, producing CW frequency segments "stepped" by the frequency span of the sawtooth ($\Delta f$) and of length equal to a tooth ($\Delta T$). A spectral analysis of the successive CW segment produces a set of frequency response functions that are stored in a time-frequency data reorder memory shown in Figure 32. Data as read from the time frequency matrix along diagonals results in a linear phase shift along the diagonal producing the "fine" range resolution at the processor output. Weighting is applied prior to the second FFT to reduce range sidelobes.

The step transform pulse compression technique provides a natural segmentation of data as a function of range. It offers a means of applying range migration compensation to small blocks of range samples. Its main disadvantage is that it is not universally programmable for waveform type or time-bandwidth product.
Figure 30
Step Transform LFM Pulse Compression Algorithm

Figure 31
Step Transform LFM Range Pulse Compression Processing
(For maximum efficiency, DFTs are implemented as FFTs)
2.2.6.3 Digital Tapped Delay Line Correlator

**Tapped Delay Line Pulse Compression Filters** - The output \( y(t) \) of a matched filter implemented via convolution of an input signal \( s(t) \) with the impulse response of the matched filter \( h(t) = x(-t) \), where \( x(t) \) is the transmitted waveform, is:

\[
y(t) = \int_{-\infty}^{\infty} s(\tau)H^*(t-\tau)d\tau
\]

The signal and filter functions are generally represented as complex inphase and quadrature samples for sample data operations. Thus, a physical realization of the filter function must accommodate the complex multiplication operation.

\[(a + jb) (c - jd) = ac + bd + j(bc - ad)\]

A tapped delay line matched filter then takes the form of Figure 32. The total number multipliers is over \( 4(TW)^2 \) where \( TW \) is the time bandwidth product of the waveform. With a maximum \( TW \) product of 660 for the ADSP, the total number of taps required is 765.

A time domain range processor is very simple to use. It is only necessary to input the radar waveform of arbitrary length into the reference register together with the appropriate number of zeros. If a single unit is used as in Figure 32, however, it must operate at a clock rate of 11 MHz. The system would be partitioned into 130 modules with up to 200 circuits per module all operating synchronously at an 11 MHz clock rate. The total number of circuits for the range correlator would in this case be about equal to the total number required by both the range and azimuth correlators using FFT convolver algorithm.
2.2.7 Algorithm Study Summary

A graphical depiction of the SAR baseline system performance parameters for the azimuth processor are given in Figure 33. It shows the relationship of the total beam integration time of 28 seconds to the radar PRF. The time-bandwidth product per look is 0.7 seconds times 500Hz = 350. Using these parameters, a comparison was made of the azimuth processor memory size and computation rate for the three main processing algorithms as a function of the number of looks.
The results are given in Table 9. It shows results as generally expected with the subarray approach having the lowest computation rate and the time domain processor exhibiting the smallest memory. However, the computation rate of the time domain processor is much higher than the other approaches. This high computation rate translates into hardware as demonstrated in Section 2.2.2 and eliminates the time domain approach as a contender. The tradeoff between complexity of control and hardware is a factor between the FFT convolver and subarray approaches.

The 2-D convolution approaches have not been included since they are similar to the FFT convolver algorithm. In the approaches using 2-D convolution of range compressed data the question is of the relative advantage of 2-D convolution for range migration compensation versus range interpolation. Simulation results presented in Section 2.3 indicate that a simple two point interpolator will give an adequate integrated sidelobe performance level. A four point interpolator is close to the ideal and its implementation in the selected design is not a computational burden.

Based upon its greater ease and completeness of programmability and
its lower cost for development, the FFT convolver algorithm has been selected for the ADSP recommended design. Further details of the design and selection issues are given in Section 2.5. The design and architecture have also lent themselves to the selection of the FFT convolver for the range processor.

Table 9

Look-Parameter Azimuth Processor Variations for Baseline SAR System

<table>
<thead>
<tr>
<th>LOOKS</th>
<th>FFT CONVOLVER</th>
<th>SUBARRAY</th>
<th>TIME DOMAIN</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>COMP RATE</td>
<td>MEMORY</td>
<td>COMP RATE</td>
</tr>
<tr>
<td>1</td>
<td>306</td>
<td>67.1</td>
<td>171</td>
</tr>
<tr>
<td>2</td>
<td>276</td>
<td>33.6</td>
<td>160</td>
</tr>
<tr>
<td>4</td>
<td>245</td>
<td>16.8</td>
<td>148</td>
</tr>
<tr>
<td>8</td>
<td>215</td>
<td>8.4</td>
<td>138</td>
</tr>
</tbody>
</table>

- COMPUTATION RATE IN MILLIONS OF COMPLEX OPERATIONS PER SECOND
- MEMORY STORAGE IN MILLIONS OF WORDS
- TOTALS EXCLUDE RANGE MIGRATION COMPENSATION
2.3 Performance Levels

The selection of a signal processing configuration for the ADSP required the determination and comparison of the relative performance of each candidate algorithm. The analysis/simulation of the algorithms is described in this section. The simulation results permitted cost versus performance tradeoffs. A design requirement that was particularly important in the tradeoffs was the integrated sidelobe level (ISL). A design goal of -20 db ISL in two dimensions (range and azimuth) was established as a minimum requirement.

2.3.1 Performance Procedure

The organization of the simulation was broken into two parts. The first part is the generation of a representative time signal of interest. The second was the processing of the signal using two different algorithms, the FFT-convolver and the step transform sub-array.

2.3.1.1 Generation of the Time Signal

The objective of the first part of the simulation was to generate the time response of a point target. The simulated target was assumed to have already been matched filtered in the range dimension by FFT convolution. The range response was Hamming weighted and was evaluated exactly at the sampling points. If the target peaked at a non-sampled point, the response at the sampling points was generated relative to the peak. The phase of the target was generated using

$$\phi(t) = 2\pi V^2 t^2 / \lambda R$$

where $V$ is the velocity of the spacecraft (assumed to be a constant), $t$ is the relative sampling time, $\lambda$ is the wavelength of the transmitted pulse, and $R$ is the slant range to the point source.

The effect of the range migration was obtained by displacing the Hamming weighted function. Range migration is composed of linear and quadratic components. The linear range migration component is primarily due to the earth's rotation. The quadratic component varies in a non-linear manner as a function of beam angle. Figure 34 shows the two components of the range migration as they were modeled in the
Linear range migration is simply a slope parameter in the simulation. The quadratic displacement is given by

$$Q = \frac{v^2 t^2 R}{c B}$$

where $v$ is the velocity of the spacecraft, $t$ is the relative time, $R$ is the slant range, $c$ is the velocity of light, and $B$ is the bandwidth of the system. Figure 35 shows the relationship between the quadratic range migration (35a) and the corresponding linear FM function (35b). The maximum range, $R_m$, in Figure 35a corresponds to the maximum and minimum frequencies ($+f_m/2$ and $-f_m/2$) in Figure 35b. The minimum range migration corresponds to the zero crossing point of Figure 35b. The signal is present along limited portions of the spectrum as a function of time and generates a linear FM (LFM) response. The generated signal migrates to different range cells as a function of time and beam angle.
2.3.2 FFT - Convolver Algorithm

2.3.2.1 Range Migration Compensation

The FFT-Convolver SAR processing algorithm was simulated first. In this approach, the azimuth data is transformed to the frequency domain along constant range lines. In Figure 35a, the transform is performed along the horizontal lines. Since the energy of a point source is dispersed into different range lines, compensation must be provided prior to matched filtering in the azimuth direction. Figure 36 shows the Fourier transform of N range cells. The compensation for the range migration consists of moving the Fourier coefficients into the proper range cells. The number of range migration cells is equal to

\[ \frac{\lambda^2 R n^2}{8v^2 R_c} \]

where \( \lambda \) is the wavelength of the transmitter, \( R \) is the minimum slant range, \( V \) is the velocity of the spacecraft, \( R_c \) is the range cell width and \( n \) is the Fourier coefficient number.
The amount of range walk as a function of frequency allows for the proper alignment of the coefficients.

The simplest adjustment to the coefficient would be to simply slide the data by integral steps (8). For example, if the migration for a given coefficient were 5.4 range cells then the data would be obtained from the coefficient 5 range cells offset. For a migration of 6.7 range cells, the data would be obtained from 7 range cells array. This method, while simple, would tend to cause some output distortion.

Interpolation of the data shift eliminates the effects of the discontinuities of integral transfers. Interpolators of two, three and four points were simulated. Table 10 gives the equations of the interpolators used in the simulations.
Table 10
Interpolation Formulas

- 2pt:  \((1-p) X_0 + p X_1\)
- 3pt:  \(\frac{p(p-1)}{2} X_{n-1} + (1-p^2) X_0 + \frac{p(p-1)}{2} X_1\)
- 4pt:  \(-\frac{p(p-1)(p-2)}{6} X_{n-1} + \frac{(p^2-1)(p-2)}{2} X_0 + \frac{-p(p+1)(p-2)}{2} X_1 + \frac{p(p-1)}{6} X_2\)

2.3.2.2 Azimuth Matched Filter

Following the range walk compensation, each of the range lines are matched filtered by multiplying the transform of the azimuth focusing function. The azimuth focus function has a linear FM slope of

\[ a = \frac{2\pi f}{R} \]

and \( f \) is the frequency determined by the maximum integration line. The simulation has the option of applying a non-uniform weighting across the time response of the azimuth matched filter. The location of the time aperture of the azimuth matched filter depends upon which of the four looks is being processed.

2.3.2.3 Weighting

Figure 37 outlines the terms that are used in the discussion of the simulation and results. The waveform in Figure 37 represents the compressed response in both range and azimuth. The mainlobe of the response can be defined in a number of ways. The most common definitions use widths about the peak to the 3 db points, 6 db points or to the first nulls. Sidelobes are then defined as everything that does not lie within the mainlobe. The peak sidelobe level versus the peak mainlobe (PSL/PML) is defined as the largest value found outside the mainlobe divided by the largest value found within the mainlobe, usually expressed in db. The integrated sidelobes versus the integrated mainlobes (ISL/IML) is defined as the integration of the region not found in the mainlobe divided by the integration of the mainlobe region.

59
again usually expressed in 1 dB. The PSL/PML and the ISL/IML can be given for one or two dimensions. The one dimension (1D) case uses a single range line containing the mainlobe peak. The two dimension case (2D) is the two dimensional plane of azimuth and range. Using the definitions of Figure 37, Table 11 gives a brief review of different weighting functions. Weighting selection represents a compromise between resolution or width of the peak response and sidelobe levels. This is clearly seen in comparing the increase in the mainlobe width (3 dB and null columns of Table 11) to the decrease in peak sidelobe and integrated sidelobe levels (the columns labeled PSL/PML and ISL/IML). The results of Table 11 were obtained using a signal aperture of 64 samples and a total time history of 1024 samples (the rest of the signal was padded with zeros).

Figure 37
Sidelobe Definitions
Table 11
Ideal Characteristics of Weighting Functions

<table>
<thead>
<tr>
<th>TYPE</th>
<th>PSL/ML</th>
<th>ISL/IML</th>
<th>3 dB</th>
<th>NULL</th>
</tr>
</thead>
<tbody>
<tr>
<td>RECTANGULAR</td>
<td>13.26</td>
<td>9.68</td>
<td>1.0</td>
<td>2.2</td>
</tr>
<tr>
<td>HAMMING</td>
<td>42.48</td>
<td>34.42</td>
<td>1.5</td>
<td>4.5</td>
</tr>
<tr>
<td>BARTLETT</td>
<td>26.53</td>
<td>25.30</td>
<td>1.5</td>
<td>4.3</td>
</tr>
<tr>
<td>HANNING</td>
<td>31.50</td>
<td>32.91</td>
<td>1.7</td>
<td>4.5</td>
</tr>
<tr>
<td>BLACKMAN</td>
<td>58.14</td>
<td>58.89</td>
<td>1.9</td>
<td>6.6</td>
</tr>
<tr>
<td>25 dB TAYLOR</td>
<td>24.34</td>
<td>18.96</td>
<td>1.2</td>
<td>3.0</td>
</tr>
<tr>
<td>30 dB TAYLOR</td>
<td>30.98</td>
<td>23.55</td>
<td>1.3</td>
<td>3.4</td>
</tr>
<tr>
<td>35 dB TAYLOR</td>
<td>35.93</td>
<td>27.69</td>
<td>1.3</td>
<td>3.7</td>
</tr>
</tbody>
</table>

*PSL/ML -- PEAK SIDELOBE TO MAINLOBE RATIO (dB)
*ISL/IML -- INTEGRATED SIDELOBES TO INTEGRATED MAINLOBE (dB)
*3 dB -- RELATIVE WIDTH OF MAINLOBE TO 3 dB POINTS
*NULL -- RELATIVE WIDTH OF MAINLOBE TO FIRST NULL POINTS

2.3.2.4 Time Domain Output

The final processing of the signal in the azimuth FFT convolver is to apply the inverse Fourier transform to obtain the time domain response. In the simulation, the time domain output is not decimated as would be the case in an actual signal processor. This reduces the measurement error since the nondecimated output provides a higher output sampling rate.

2.3.2.5 Interpolation and Weighting Simulation Results

A number of simulation runs were performed to measure the peak sidelobe levels and the integrated sidelobe levels for different order interpolators. The system parameters used in the simulations were a constant spacecraft velocity of 7.45 km/sec, a slant range of 850 km, 22 MHz sampling rate in the range direction, a pulse repetition rate of 1.6 kHz and an azimuth coverage of 4096 pulses. The signal was placed in the middle of the scan and the scan was processed for four looks. The radar system pulse bandwidth in the range dimension assumed to be 19 MHz (over-sampling in the range direction by 1.16). The transmitter frequency was assumed to be 1250 MHz.
Table 12

FFT Convolver Interpolator Results

CASE 1: NO INTERPOLATION

<table>
<thead>
<tr>
<th>LOOK</th>
<th>ISL/IML (1D)</th>
<th>ISL/IML (2D)</th>
<th>PSL/ML</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>26.3</td>
<td>12.4</td>
<td>19.8</td>
</tr>
<tr>
<td>2</td>
<td>27.8</td>
<td>12.6</td>
<td>19.6</td>
</tr>
</tbody>
</table>

CASE 2: FOUR POINT INTERPOLATION

<table>
<thead>
<tr>
<th>LOOK</th>
<th>ISL/IML (1D)</th>
<th>ISL/IML (2D)</th>
<th>PSL/ML</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>31.1</td>
<td>28.9</td>
<td>35.8</td>
</tr>
<tr>
<td>2</td>
<td>32.8</td>
<td>32.6</td>
<td>36.3</td>
</tr>
</tbody>
</table>

MEASUREMENTS IN DB

HAMMING WEIGHTING

Table 12 summarizes the performance obtained by incorporating a four point interpolator with range migration compensation. Since the signal was placed in the middle of the scan, look 3 has the same results as look 2, and look 4 the same as look 1. Looks 3 and 4 are thus not shown in Table 12. Table 12 shows that the ISL/IML performance is improved by the four point interpolator over no interpolator in one dimension only (column labeled '1D') by only 5 dB at a 30 dB level. The improvement is of the order of 20 dB however when a two dimensional integration is examined (column labeled '2D'). The peak sidelobe level versus the mainlobe occurs in the one dimensional line and is thus the same for either 1D or 2D (column labeled 'PSL/PML'). The large degradation in the ISL/IML with no interpolator is expected. Shifting of the Fourier coefficients without interpolation results in discontinuities that raise the level of the sidelobes in the range cells surrounding the signal.

The results in Table 12 were obtained using a Hamming weighting function across the azimuth matched filter. Table 13 illustrates the reason for using a weighting function to reduce the sidelobe levels at the expense of a reduction in the resolution in a simulation. If no weighting were employed, the results would be ambiguous on the need for an interpolator in the processor. The column labeled 'Rect' shows
only a 1.5 to 2.0 improvement for the interpolated case. What has happened is that the high sidelobes of the rectangular weighting function (window) have contributed to the integrated sidelobe. Using a window with greater sidelobe suppression provides results which are sensitive to processing differences. A triangular window (column labeled 'Triangle') suppresses the PSL/PML level of the window to 27 db from 13 db for a rectangular window and also the falloff of the sidelobes is at a 12 db/octave rate versus 6 db/octave for rectangular. The mainlobe increases by approximately 40%; however, the difference due to processing can now be seen. The ISL/IML difference between no interpolator and a four point interpolator is approximately 12 db. Using Hamming window which has a PSL/ML of 43 db, a falloff rate of 6 db/octave and an ISL/IML of 34.42 db, the processing difference is seen to increase to approximately 20 db (column labeled 'Hamming'). Considering that the theoretical ISL/ML for a rectangular window is 9.68 db and a PSL/ML of 13.26 db, the effects being seen in the "rect" column for the no-interpolation case are largely due to processing (the ISL/IML is approximately 8 db), while for the four point interpolator it is the window (the ISL/IML is 9.7 db). On the other hand, both processor's performance is being measured when the Hamming window is used.

Table 13
Effect of Weighting Functions, FFT Convolver

<table>
<thead>
<tr>
<th>CASE 1: NO INTERPOLATION</th>
<th>LOOK</th>
<th>RECT (PSL/ML)</th>
<th>TRIANGLE (PSL/ML)</th>
<th>HAMMING (PSL/ML)</th>
</tr>
</thead>
<tbody>
<tr>
<td>ISL/IML (PSL/ML)</td>
<td>1</td>
<td>7.8 (13.5)</td>
<td>12.4 (19.8)</td>
<td>12.4 (19.8)</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>8.1 (12.8)</td>
<td>-</td>
<td>12.7 (19.6)</td>
</tr>
<tr>
<td>AZIMUTH RESOLUTION</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RANGE RESOLUTION</td>
<td>2</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CASE 2: FOUR POINT INTERPOLATION</th>
<th>LOOK</th>
<th>RECT (PSL/ML)</th>
<th>TRIANGLE (PSL/ML)</th>
<th>HAMMING (PSL/ML)</th>
</tr>
</thead>
<tbody>
<tr>
<td>ISL/IML (PSL/ML)</td>
<td>1</td>
<td>9.8 (13.5)</td>
<td>24.0 (26.7)</td>
<td>29.1 (35.8)</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>9.7 (13.2)</td>
<td>25.1 (27.0)</td>
<td>32.8 (36.3)</td>
</tr>
<tr>
<td>AZIMUTH RESOLUTION</td>
<td>1</td>
<td>1.4</td>
<td>1.4</td>
<td></td>
</tr>
<tr>
<td>RANGE RESOLUTION</td>
<td>2</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

63
2.3.3 Step Transform - Subarray Approach

2.3.3.1 Description of Subarray Simulation

The second algorithm simulated was the step transform-subarray. The first step in the process after range compression is the deramping of the complex time signal by the azimuth reference LFM. The deramped signal is then sectioned into subarrays. The number of samples in each subarray and the amount of overlap between the subarrays were systems parameters examined in the simulation. An example of a subarray length of 64 with 2 to 1 overlap is depicted in Figure 38.

After forming the subarrays, each subarray is transformed into the frequency domain using an FFT. The subarrays are then phase corrected using a correction factor of $e^{\pi p (-j2^{\pi}kd/N)}$ where $k$ is the FFT coefficient number, $d$ is the displacement between subarrays and $N$ is the length of the FFT. The original signal has been transformed into a three dimensional array with the Fourier coefficients on one axis, the subarray number on the second axis, and the range cell number on the third. Figure 39 shows a two dimensional slice of the
three dimensional array with the range dimension fixed and the FFT length 64.

0 COMPARE THE FIRST FFT (EXAMPLE 64 LENGTH)

Assuming that the signal depicted in Figure 39 has no range migration, then the deramped subarrayed signal would appear entirely in the plane. If for example, the difference between the deramping reference and the signal was exactly $3\Delta$ and the signal began at the 256 sample, then the fifth subarray would be the first to see the signal and its transform would have the fourth Fourier coefficient as the highest of the 64 coefficients (assuming no other signals are present). The fourth coefficient would be high for each subarray in which the signal was present. In the case where the signal exactly matches the reference, the first (DC coefficient) would be the highest of the 64.

However, the signal does not stay within a single range cell. The range migration traverses a quadratic function in the third dimension. Consider three signals, one that exactly matches the reference, one that is delayed in time by an amount which corresponds to the signal peaking in the 2nd Fourier coefficient and the third is delayed by an amount...
equal to the third coefficient. These three signals are depicted in
Figure 40a as 0, ΔT and 2ΔT delay from zero time. Assuming that the
first signal begins at the first sample, then the first coefficient
of the first array would have to be range corrected the maximum
amount. The first coefficient of the 2nd subarray would be corrected
according to the range migration correction formula used in the FFT-
Convolver approach. The amount of range migration and correction would
diminish as the higher number subarrays are addressed until the
subarray corresponding to the zero time of Figure 40a is addressed.
This point is shown as the first point on the zero correction line
of Figure 40b. The correction would then increase to the maximum.
Since the signal was assumed to be matched to the reference, then all
of the correction is applied to the first Fourier coefficient.

The second signal in Figure 40a would first appear at a subarray
number corresponding to the time delay ΔT. Once the signal starts,
the correction function would proceed from the maximum amount down
to zero and back up to the maximum in the same quadratic shape as the
first signal. The only difference is that the correction is performed on the 2nd FFT coefficient. The third signal would have the same correction performed on the 3rd coefficient. Figure 40b depicts the correction across the subarrays as the straight lines labeled "contour of maximum correction", "zero correction", and "maximum correction". The slope of the parallel lines would be given by

\[ \text{slope} = \left( \frac{\hat{f} s^2 T}{N \Delta \text{LFM} d} \right) \]

where \( \hat{f} s \) is the azimuth sampling frequency, \( N \) is the subarray length, \( T \) is the total time that the signal is present, \( \Delta \text{LFM} \) is the total change in the LFM reference and \( d \) is the number of points that the subarrays overlap. The correction scheme used for the range walk is no different than that used in the FFT-Convolver algorithm. The data is shifted in integral amounts for no interpolation and is interpolated between points otherwise.

The final part of the processing in the subarray approach is to perform the focusing FFT. The same slope that is used in the range migration correction is used to address the subarrays for the focusing FFT. In the case of a non-integral slope, the nearest subarray is chosen. The signal is then padded with zeros which minimizes the measurement errors of the analysis. The FFT is computed and the proper coefficients are selected from the FFT. Each set of coefficient are abutted to form the output. The selection of the proper coefficients is analogous to a comb filter bank where each output filter is tuned to only certain center frequencies and a given bandwidth about them. Figure 41 depicts the process of selecting the output values.
2.3.3.2 Subarray Simulation Results

The first issue to be examined in the step transform subarray algorithm is the amount of overlap required between successive subarrays. The results of the simulation of two overlap cases is given in Table 14. Case 1 is an overlap of 4 to 1 and case 2 is an overlap of 2 to 1. That is, case 1 represents a subarray spacing of one fourth of the subarray length and case 2, a subarray spacing of one half its length. The column labeled 'COEFF' is the FFT coefficient output by the focusing FFT (second FFT). The parameters for the second or focusing FFT were chosen so that both cases had the same number. The 33rd coefficient in column 'COEFF' corresponds to the DC component of the good coefficients and the 65th the last valid coefficient. These two coefficients represent the extremes with the other 32 coefficients lying between. As can be seen from the 'ISL/IML' columns, the greater the overlap or subarray sampling rate the better the performance. Increasing the overlap increases the spacing between the main subarray lobe and its grating lobe caused by subarray sampling. However, higher overlap ratios also increase the required amount of computational effort.
Averaging over the 64 coefficients for case 2, the average performance is found to be 25.6 db for 2D ISL/IML which is well below the 20 db required.

**Table 14**

<table>
<thead>
<tr>
<th>CASE</th>
<th>COEFF</th>
<th>ISL/IML</th>
<th>PSL/ML</th>
<th>ISL/IML</th>
<th>PSL/ML</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>65</td>
<td>32.0</td>
<td>40.7</td>
<td>31.9</td>
<td>40.8</td>
</tr>
<tr>
<td></td>
<td>33</td>
<td>37.0</td>
<td>42.5</td>
<td>37.0</td>
<td>42.5</td>
</tr>
<tr>
<td>2</td>
<td>65</td>
<td>21.9</td>
<td>19.0</td>
<td>18.9</td>
<td>16.7</td>
</tr>
<tr>
<td></td>
<td>33</td>
<td>32.1</td>
<td>37.1</td>
<td>31.3</td>
<td>37.1</td>
</tr>
</tbody>
</table>

The effects of the grating lobes on the subarrays can also be reduced by a proper choice of the weighting function across the first FFT. The window is chosen to place a null near the grating lobe. Table 15 shows that a 30 dB Taylor weighting will meet the requirements. The table also shows that optimum performance with the first FFT weighting function is achieved by a careful balance between mainlobe width, which affects the amplitude of the output grating lobe, and sidelobe level which sets overall ISL/IML.
Table 15

Effect of Weighting of First FFT in Subarray Process

<table>
<thead>
<tr>
<th>TYPE</th>
<th>COEFF</th>
<th>ISL/IML</th>
<th>PSL/ML</th>
</tr>
</thead>
<tbody>
<tr>
<td>HAMMING</td>
<td>65</td>
<td>18.9</td>
<td>16.7</td>
</tr>
<tr>
<td></td>
<td>64</td>
<td>18.3</td>
<td>17.3</td>
</tr>
<tr>
<td></td>
<td>34</td>
<td>31.2</td>
<td>37.1</td>
</tr>
<tr>
<td></td>
<td>33</td>
<td>31.3</td>
<td>37.1</td>
</tr>
<tr>
<td>25 dB TAYLOR</td>
<td>65</td>
<td>15.5</td>
<td>22.9</td>
</tr>
<tr>
<td></td>
<td>64</td>
<td>15.6</td>
<td>23.1</td>
</tr>
<tr>
<td></td>
<td>34</td>
<td>34.3</td>
<td>41.5</td>
</tr>
<tr>
<td></td>
<td>33</td>
<td>34.8</td>
<td>41.9</td>
</tr>
<tr>
<td>30 dB TAYLOR</td>
<td>65</td>
<td>21.3</td>
<td>24.0</td>
</tr>
<tr>
<td></td>
<td>64</td>
<td>21.4</td>
<td>23.6</td>
</tr>
<tr>
<td></td>
<td>34</td>
<td>32.7</td>
<td>38.4</td>
</tr>
<tr>
<td></td>
<td>33</td>
<td>32.7</td>
<td>38.1</td>
</tr>
</tbody>
</table>

"30 dB TAYLOR WEIGHTING WILL MEET THE REQUIREMENTS"

2.3.4 Performance Comparisons

Having chosen the parameters which will meet the requirements for the different algorithm the relative performance between algorithms is shown in Table 16. Table 16 shows the performance with and without the addition of linear range migration to the quadratic range migration. The effects of interpolator complexity is also summarized in Table 16. For the FFT/Convolver approach a 2-point interpolator would seem to be adequate since 13 db of 18 db of the processing improvement compared to no interpolator has been obtained. For the subarray approach a 3-point interpolator appears adequate. The integrated sidelobe values in Table 16 for the subarray system have been averaged over all valid coefficients out of the focusing FFT. Table 17 shows that doubling the amount of linear range migration does not affect the performance for the FFT convolver algorithms.

The reason that the subarray case in Table 16 with linear migration and no interpolator provides better performance than the quadratic only case is that the linear migration tends to offset the quadratic in look 2.
Table 16
Linear Range Migration (24 cells)

Computations for ISL/IML with linear range migration of 24 cells added to quadratic (7 cells)

<table>
<thead>
<tr>
<th>Linear Migration</th>
<th>FFT</th>
<th>Convolver</th>
<th>Interpolator Points</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>NO</td>
<td>YES</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>12.4</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>12.4</td>
</tr>
<tr>
<td><strong>Subarray</strong></td>
<td></td>
<td></td>
<td>12.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td>YES</td>
<td>13.6</td>
</tr>
</tbody>
</table>

Data taken for look 2

Table 17
Linear Range Migration (40 cells)

Computations for ISL/IML with linear range migration of 40 cells added to quadratic (7 cells)

FFT/Convolver approach

<table>
<thead>
<tr>
<th>Interpolation Points</th>
<th>Look</th>
<th>2D ISL/IML (PSL)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>-12.4 (19.7)</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>-12.4 (19.7)</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>-12.4 (19.8)</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>-12.4 (19.7)</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>-25.6 (30.7)</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>-25.8 (31.3)</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>-25.8 (31.4)</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>-24.8 (29.5)</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>-29.9 (37.7)</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>-30.5 (38.5)</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>-30.5 (37.3)</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>-28.2 (35.1)</td>
</tr>
</tbody>
</table>

71
2.4 Technology Survey

Technology is an important consideration in the design of the ADSP. The three principal areas designated; digital integrated circuits, digital architecture and software encompass the major design issues related to the system. This section summarizes the study, evaluation and projection of these technology issues for the ADSP and future SAR systems.

2.4.1 Digital Integrated Circuits

2.4.1.1 Survey of Integrated Circuit (IC) Manufacturers

Keys to the determination of IC technology available for the ADSP are the current and future plans of semiconductor manufacturers. An industry survey was conducted to determine plans and projections in the 1983-85 and post-1985 time frame. The companies included were:

- Advanced Micro Devices
- Fairchild Semiconductor
- American Microsystems
- Intel
- Intersil
- Motorola
- Mostek
- National Semiconductor
- Raytheon Semiconductor
- RCA Solid State
- Signetics
- Texas Instruments
- Harris Semiconductor
- Synertek
- Monolithic Memories

Information relative to technologies, memory size and configuration, LSI-VLSI logic functions, speed, power and cost were requested for the 1983-85 time frame. For post 1985 projections on technologies, line widths, gate density, speed, and power were requested with specific projections on memories, arithmetic functions and micro-processors.

Several of the companies surveyed declined to respond due to company policies on the release of long range plans. A summary of the results is contained in Table 18-20 and includes current technology, firm plans -1983-1985, projections 1983-85, and post 1985 projections. Random access memories, EPROMS/PROMS/ROMS, and IC logic functions are included.
2.4.1.2 IC Technology Trends

The IC technologies in current use span a large gamut of semiconductors. These include the high speed emitter coupled logic (ECL) line to the low power, relatively low speed complementary metal oxide semiconductors (CMOS) and integrated injection logic (I^2L). Bipolar transistor-transistor logic (TTL) with Schottky and low power Schottky (STTL, LSTTL) versions are the dominant semiconductor technologies now used in digital logic. N-channel MOS (NMOS) is the dominant large memory technology and silicon on sapphire (SOS) is used primarily for specialized military and space applications.

As digital logic moves to shorter channel lengths we can expect changes in the technologies used. Although we can expect the same technologies to be in general use through 1985 we will see a definite shift toward narrow channel CMOS replacing TTL and ECL because of its low power, with high speed, capability.

In the post 1985 time frame the principal technologies will be NMOS and CMOS with CMOS/SOS possibly moving into some general commercial application.

There is general agreement that CMOS will have emerged as the prime digital semiconductor technology because of its inherent low power dissipation. As line dimensions of CMOS circuits decrease, the speed also increases. CMOS circuits have been fabricated with 2 micron dimensions giving average gate delays of 1 nsec. When projecting up to 50,000 or more gates per chip, the power dissipation per gate must obviously be low to prevent thermal breakdown. At line dimensions of 1 to 2 microns and less the speed and power advantages of CMOS/SOS over CMOS are diminished, particularly when using oxide-isolated CMOS technology.

Although CMOS has been indicated to be a post 1985 technology, it could happen much faster than that. There is a growing realization of the speed-power advantage of advanced CMOS in the industry-and increased investment. When the cost of the CMOS circuits meets the NMOS technology costs, it will definitely be the choice because of its lower power which simplifies the power supply design, cooling
requirements and packaging system.

The impact of the post 1985 technology on SAR processing will be in the feasibility of on-board processing provided by low power, dense memories, and VLSI with low power per gate provided by CMOS.

Gallium arsenide (GaAs) can also be expected to emerge as the high speed technology in the post 1985 time frame. Research efforts with GaAs have produced GHz functional logic elements and A/D converters.

2.4.1.3 Random Access Memories

Random access memories have been broken down into dynamic and static categories. It can be noted that for the ADSP, static RAM's are preferable since the synchronous nature of the input and output data is more easily controlled with static RAM storage. In general, dynamic RAMs are less costly on a per-bit basis. Current static RAM's are much faster, consume more power and, in accordance with general trends, cost more per-bit for the higher speed capability.

Table 18
Random Access Memories

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>CONFIGURATION</td>
<td>TO 64K</td>
<td>64K</td>
<td>x8, x4, x1</td>
<td>x8, x16</td>
</tr>
<tr>
<td>ACCESS (nsec)</td>
<td>100-300</td>
<td>200</td>
<td>50-200</td>
<td>-</td>
</tr>
<tr>
<td>POWER (mW)</td>
<td>300/20</td>
<td>300/20</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>COST/BIT ($)</td>
<td>0.1</td>
<td>0.04-0.1</td>
<td>0.02-0.1</td>
<td>-</td>
</tr>
</tbody>
</table>

| STATIC SIZE   | TO 16K              | 16K-64K                | 64K-256K              | 64K-1M                |
| CONFIGURATION | x1, x4, x8          | x8, x4, x1             | x8, x16               | -                     |
| ACCESS (nsec) | 50-100              | 25-200                 | 50-200                | 50-100                |
| POWER         | 600/100             | 200-1,000              | -                     | -                     |
| COST/BIT ($)  | 0.1-0.4             | 0.1-0.3                | 0.02-0.1              | -                     |
The 1983-85 projections generally continue to follow the "Moore curve" of memory development first observed by Gordon Moore of Intel Corporation. It shows memory capacity per chip doubling every year. Perhaps more significantly, the cost per bit is projected to drop significantly, at least by some companies, in this time frame. In addition, the memory size firm commitments of manufacturers is probably conservative. Figure 42 shows the state of the art for developmental memory circuits which is currently (mid 1981) 256 K bits for bulk CMOS. There is about a two year delay between development and commercial introduction. Based on the Figure 42 curve, we should see megabit dynamic memories on the market in 1985.

![Figure 42
Memory Chip Capacity Trends](image-url)
Memory cost trends are shown in Figure 43. Both chip costs and installed memory costs are included. Chip costs should be close to the 0.01 cents per bit level in 1985. This translates to about $50,000 for the chip costs of the corner turning memory of the ADSP processor in the 1985 time frame.

![Figure 43](image)

**Figure 43**
Memory Costs/Bit Trends

2.4.1.4 EPROMS, PROMS, ROMS

An essential part of the ADSP processor are the programmable memories used in the control firmware of the processor. Projection of circuit capabilities for erasable programmable read only memories (EPROMS), programmable read only memories (PROMS) and mask programmable read only memories (ROMS) are given in Table 19.
Table 19

EPROMS, PROMS, ROMS

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>2k, 4k, 8M</td>
<td>32k, 64k</td>
<td></td>
<td>TO 1M</td>
</tr>
<tr>
<td></td>
<td>WORDS BY</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>2, 4, 8 BITS/WORD</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ACCESS (nsec)</td>
<td>350-600</td>
<td>200</td>
<td></td>
<td></td>
</tr>
<tr>
<td>COST/BIT (Q)</td>
<td>0.2-0.4</td>
<td>0.1-0.3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PROMS CONFIGURATION</td>
<td>1k, 2k WORDS</td>
<td>TO 8K x 8</td>
<td></td>
<td>TO 1M</td>
</tr>
<tr>
<td></td>
<td>BY 1, 4, 8 BITS</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>PER WORD</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ACCESS (nsec)</td>
<td>45-100</td>
<td>50</td>
<td></td>
<td></td>
</tr>
<tr>
<td>COST/BIT (Q)</td>
<td>0.3</td>
<td>0.1-0.3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ROMS SIZE</td>
<td>TO 64K</td>
<td>64K-128K</td>
<td>512K</td>
<td>TO 1M</td>
</tr>
</tbody>
</table>

EPROMS are fabricated with MOS technology and although there are a wide variety of configurations available, they are generally too slow for convenient application to the ADSP. PROMs on the other hand, are made with bipolar technology and are much higher in speed although not as large. However, the maximum size PROM, 16K in up to a 2K X 8 configuration is applicable to an FFT signal processor.

A mask programmable read-only memory chip (ROM) may be applicable to the ADSP. The size and speed of ROMs of up to 64K are applicable, and if the set-up charges are sufficiently low to be offset with the quantities required in the ADSP it is the preferred direction.

2.4.1.5 IC Logic Functions

IC logic function projections are summarized in Table 20. Particularly noteworthy to the ADSP (and all other signal processing application) is the expected emergence of various "FFT chips" in the 1980's. These circuits will make the principal computation requirement in the ADSP much less costly to meet.
Most of the new logic circuit development in recent years has been directed toward microprocessor development. High speed LSI arithmetic circuits applicable to signal processors have not been developed to the extent possible. TRW has marketed a number of LSI arithmetic components which meet signal processing needs. Chief among these are a line of parallel multipliers of up to 24 bits. The 16 x 16 bit multiplier has a speed of about 100 nsec. TRW is also planning to release a floating point adder circuit by early 1982 which could be a key component in the ADSP.

Another circuit of special interest to the ADSP is an error detection-correction circuit. Because of the large memory in the ADSP, it may be desirable to employ error detection and correction to increase reliability.

2.4.1.6 VHSIC

Perhaps the most significant development effort now underway for the future of signal processing technology is the Department of Defense (DOD) VHSIC program - for very high speed integrated circuits.
The product of the number of gates on an IC and the clock frequency is a figure of merit for integrated digital logic that is particularly useful in assessing computing or signal processing power. The long term goals of the DoD VHSIC program is to achieve a gates-times-clock rate of $3 \times 10^{12}$. This goal is compared to a number of advanced technologies in Figure 44a. All of the technologies shown are or were candidates for achieving the VHSIC goals.

Figure 44a
Comparison of New Technologies on Clock Rate - Gate Basis

The VHSIC program objectives include a shrinkage of the circuit geometric dimensions from 5 microns to 1.5 microns over 3 years and to 0.5 microns over 6 years. The scaling theory for circuit performance indicates that this size shrinkage will provide lower power-delay products. For example, in CMOS circuits, the basic geometric performance parameter is the transistor channel length,
With power dissipation proportional to $L_c^2$ and the delay to $1/L_c$, the power-delay product is thus proportional to $L_c$.

The projected VHSIC circuit capabilities will permit chip implementation of advanced signal processing functions on a chip. All contractors selected for the VHSIC Phase I programs have objectives which are oriented toward signal processing.

### 2.4.2 Digital Architecture

An overview of digital architecture approaches was developed in relation to the functional characteristics of the ADSP. These functional characteristics are summarized in Table 21 for the range and azimuth processing functions.

#### Table 21

**ADSP Functional Characteristics**

<table>
<thead>
<tr>
<th>RANGE PROCESSOR</th>
<th>AZIMUTH PROCESSOR</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>NATURAL PARTITIONING</strong></td>
<td><strong>AZIMUTH PARTITIONING</strong></td>
</tr>
<tr>
<td>RADAR PRI</td>
<td>RANGE CELL</td>
</tr>
<tr>
<td>PULSE LENGTH</td>
<td>LOOKS</td>
</tr>
<tr>
<td>BANDWIDTH</td>
<td>STORAGE RANGE MIGRATION SPAN</td>
</tr>
<tr>
<td>TW PRODUCT</td>
<td>PRI</td>
</tr>
<tr>
<td>WAVEFORM</td>
<td>AZIMUTH COMPRESSION</td>
</tr>
<tr>
<td>WEIGHTING</td>
<td>RANGE MIGRATION</td>
</tr>
<tr>
<td>SWATH</td>
<td>CLUTTER LOCK</td>
</tr>
<tr>
<td><strong>BULK STORAGE</strong></td>
<td><strong>OVERLAP FACTOR</strong></td>
</tr>
<tr>
<td>NONE REQUIRED</td>
<td>RANGE SWATH x AZIMUTH x COMPRESSION x LOOKS x OVERLAP FACTOR</td>
</tr>
<tr>
<td><strong>MAJOR FUNCTIONS</strong></td>
<td><strong>FUNCTIONS PLUS:</strong></td>
</tr>
<tr>
<td>FFT</td>
<td>RANGE PROCESSOR FUNCTIONS PLUS:</td>
</tr>
<tr>
<td>COMPLEX MULTIPLY</td>
<td>CORNER TURNING</td>
</tr>
<tr>
<td>AMPLITUDE WEIGHTING</td>
<td>RANGE MIGRATION COMPENSATION</td>
</tr>
<tr>
<td>INTERPOLATION</td>
<td>DECIMATION</td>
</tr>
</tbody>
</table>

The first functional feature, natural partitioning, refers to partitioning approaches based on the synthetic aperture radar processing algorithms or the inherent radar operation. For example, a natural partition in the range processor is the radar PRI (pulse repetition
interval) during which a single radar pulse is transmitted and its reflected signals from the range swath coverage are received.

Programmability must be incorporated for the range and azimuth processes as indicated in Table 21. A major requirement is bulk storage which occurs primarily in the azimuth processor. The size of the bulk store, required for range-azimuth corner turning, is determined by the product of the range cells and pulses coherently integrated with the number of looks and signal overlap also involved. It is also dependent upon the algorithm employed.

The major functions listed in Table 21 constitute the well defined functions for range and azimuth SAR processing. A programmable processor capable of performing all of these functions will by its nature have functional capabilities not listed. Modifications in processing algorithms should therefore be possible.

Several basic architecture approaches were investigated for the ADSP: pipeline, parallel, SIMU (single instruction stream-multiple data stream), cross-bar, and various multi-bus architectures.

2.4.2.1 Pipeline Processor

A pipeline processor using the FFT convolver processing algorithm is shown in Figure 44b. It has the primary feature of minimizing hardware both memory and arithmetic processing elements. All elements of the pipeline operate simultaneously and the control is fairly straightforward. It can be programmed for changes in the waveforms or focusing function via the spectral reference functions and the FFT size. The arithmetic and memory can be scaled to match the word size as the signals progress through the pipeline. However, this approach is not usually followed since net cost reductions are generally realized if fewer design variations are used. Techniques for reliability enhancement include providing for interchangeable pipeline segments and the incorporation of extra FFT stages in the pipeline which can be switched into use when a failure occurs at any particular stage. Growth to higher capacity systems must be done by the addition of complete, parallel pipeline systems.
2.4.2.2 Parallel Processor

An approach to implementing the ADSP with parallel processors is shown in Figure 45. In this case, a total of 52 programmable FFT processing units are used to compute the required FFT computations. In the range correlator, each unit is capable of processing a complete single pulse range scan. Successive pulses are inputted to successive processors and the total number is set to operate on the total processing load at an internal clock rate of 8 MHz. The azimuth correlator is different in that each parallel unit handles a fixed segment of range cells. This permits the bulk corner turning memory to be divided equally and allocated to the respective parallel azimuth processors. An FFT convolver function is inherent in the azimuth correlator as in the range correlator, but because of the spectral domain range migration compensation, the forward and inverse FFT's are separated. The range migration compensation unit is then a special processor in between the forward and inverse FFT. The advantage of the parallel processor is in the standardization of

- MEMORY: CTM + RMC + 14K
- FFT STAGES: 46
- PROGRAMMABILITY: COMPRESSION RATES, PIPELINE ADJUSTMENTS
- RELIABILITY ENHANCEMENT: SWITCHED FFTS OR FFT STAGES
- MODULARITY: PARALLEL SYSTEMS

Figure 44b
Example ADSP Pipeline Processor (FFT Convolver)
hardware and high reliability. The current thrust of LSI technology permits implementation of a FFT processor at reasonable cost levels, which when constructed in quantity will further reduce the unit cost. Spare units can be employed to enhance reliability.

![Diagram of FFT Convolver]

- **MEMORY**: CTM + 15RMC + 238K
- **PROCESSOR UNITS**: 52
- **PROGRAMMABILITY**: AT PROCESSING UNIT LEVEL
- **RELIABILITY ENHANCEMENT**: SPARE PARALLEL PROCESSORS
- **MODULARITY**: ADDITIONAL PROCESSORS

Figure 45

Example ADSP Parallel Processor (FFT Convolver)

2.4.2.3 Single Instruction - Multiple Data (SIMD)

The SIMD approach shown in Figure 46 is another parallel processor approach with an important difference. All of the processors operate in-step on the entire processing algorithm. This approach offers a common control approach, but it is not good for the ADSP. Since each unit must do the entire process, it must have a full corner turning memory or at least a significant portion of the range swath. Thus, the total memory requirements of the system are unreasonable.
4.2.4 Cross-bar

Cross-bar architecture has long been used in high performance digital processors. This approach, shown in Figure 47, can be used to form a programmable pipeline signal processor. It has particular advantages in cases where several different processing units may be used in a varying sequence. The need for a variation of processors would arise in a signal processing application where computationally intensive algorithms must be performed. It may then be cost effective to construct special purpose processors for these functions. The number and types of processors might vary for each installation. A technical problem with the cross-bar approach is the design of the cross-bar switch itself. Several methods have been suggested in the literature for constructing modified variations of the cross-bar. These approaches are aimed at matching the real switching needs with an efficient switching mechanism, generally a multi-level switch matrix not unlike an FFT flow diagram. However, all of the proposed switching schemes do not provide the flexibility of a cross-bar and thus limit the overall efficiency of a general purpose processor.
2.4.2.5 Multi-bus Architecture

A multi-bus architecture can be used and Figure 48 does not do justice to the many variations which are possible. Recent efforts in this area have been concentrated on hierarchical schemes which partition the hardware structure into various levels of operational control. The control problems of this approach seem to be overly complicated for a signal processing system as essentially well defined as the ADSP.

Structure -- Variable -- 2, 3 Dimensions

- Memory: > Minimum Storage
- Processing Units: > 50
- Programmability: Sequence, Signal Path Control
- Reliability Enhancement: Adaptive Functional Paths
- Modularity: Additional Processors

Figure 48
Multi-bus Architecture
MICROCOPY RESOLUTION TEST CHART
NATIONAL BUREAU OF STANDARDS
STANDARD REFERENCE MATERIAL 1010a
(ANSI and ISO TEST CHART No. 2)
2.4.2.6 Programmable Signal Processor Developments

Several government-industry efforts to build high performance, programmable signal processors are underway. These developments are not near the mature stage where one can buy a system. A brief summary of these developments follows.

Advanced On-Board Signal Processor (AOSP)

AGENCY: DARPA
CONTRACTOR: RAYTHEON
OBJECTIVE: DEVELOP SIGNAL PROCESSING SYSTEM FOR FUTURE SPACE RADAR, ELECTRO-OPTIC AND COMMUNICATION SYSTEMS CAPABLE OF MEETING ON-BOARD SIZE, WEIGHT AND RELIABILITY REQUIREMENTS
ARCHITECTURE: MULTIPLE BUSSES INTERCONNECTING ARRAY COMPUTING ELEMENTS (ACES)
CLOCK RATE: 10-40 MHz
MEMORY/ACE: > 10M BITS
GATES/ACE: > 100K
ACES/ADSP: 56
STATUS: STUDY/SIZING/SIMULATION/SOME BREADBOARDS UNDERWAY

S-1 Super Computer

DESIGN: LAWRENCE LIVERMORE LABORATORY
SUPPORT: OFFICE OF NAVAL RESEARCH
OBJECTIVE: TO DESIGN AN ADVANCED VECTOR PROCESSING ARCHITECTURE: CROSS-BAR CONNECTING MEMORIES WITH 16 HIGH SPEED PROCESSING UNITS (A-BOXES)
CLOCK RATE: 57 MHz
COMPUTATION RATE: 430 μsec/4096 POINT FFT PER A-BOX
A-BOXES/ADSP: 10
STATUS: UNDER DEVELOPMENT

Enhanced Modular Signal Processor (EMSP)

AGENCY: NAVAL SHIP SYSTEMS COMMAND
OBJECTIVE: TO DEVELOP AN ADVANCED PROGRAMMABLE SIGNAL PROCESSOR FOR NAVY APPLICATIONS TO REPLACE THE AN/UYS-1
ARCHITECTURE: MODIFIED CROSS-BAR
Other processors such as the MPP - Massively Parallel Processor (NASA-Goodyear) and MRP - Multi-mode Radar Processor (Hughes) are in various stages of development. The question that must be answered is whether any of these developments are practically applicable to the ADSP.

The specialized needs of the ADSP can be best met with a processor matched to its requirements. This will also limit long term life cycle costs particularly in the area of mission software development.

2.4.3 Software

A study was completed of high order languages (HOLs) suitable for the executive and control software tasks within the ADSP host computer. The languages studied were Fortran, Pascal, SPL/I and Ada. Any one of the candidate languages is adequate for the task, but some present advantages over the others. It is desirable for documentation purposes and ease of understanding to have as much of the control software as possible written in the HOL, as opposed to assembly language subroutines. This gives languages which have real time control features an edge, since a language without them must resort to assembly language for real time control. Another key feature for readability is the degree to which a language permits and encourages structured code. The newer languages, especially Pascal and Ada, are designed to force the programmer into structured programs. Manipulation of large data arrays is important and all of the candidate languages have this capability. Finally, the availability of the language is crucial. Is it supported on the selected ADSP computer? Is it sufficiently mature to be fully documented and readily usable? Is it in widespread use? These are the key questions.

Table 22 summarizes the key characteristics of each language. Ada most closely meets the needs of the ADSP. This conclusion was reached after a careful comparison of the candidate HOLs.
The HOL which has been proven in almost every application is Fortran. In use for twenty years, Fortran is a suitable substitute for almost any language. The newest versions of Fortran include provisions for structured programming, including control constructs such as IF...THEN...ELSE. Most versions have fairly sophisticated I/O capabilities, although most are unique to one machine and not readily transportable to another. Most Fortran versions do not have any real time control structures, leaving these functions to the operating system. Fortran can handle arrays of data, although complex file structures can be difficult to handle. Fortran is less readable than the newer languages, although its widespread use may offset this, in that so many programmers readily understand it. In short, Fortran may be an acceptable vehicle for the task, but its limitations were precisely what the newer languages were designed to improve upon. It may pay to take advantage of these improvements.

SPL/I, or Signal Processing Language I, is a relatively new language developed by Intermetrics, Inc. for Navy programmable signal processing applications. As a language designed expressly for signal processing, it is an immediate candidate for ADSP. It contains many features of use to this application, especially in the number and power of its real time control constructs. These can effectively handle multiple parallel processes and the interfaces between them. SPL/I shares the structured constructs and data typing of Pascal, Ada, and others. Detailed study of the language shows strong structural similarities to other HOLs, including many of their weaknesses. SPL/I, like Pascal and Ada, makes an effort to minimize dependence on a particular machine or compiler to guarantee software transportability. As such, I/O capabilities are essentially left to the implementation instead of being defined within the language. SPL/I has only four simple library functions defined to handle I/O. This is less than the other candidate HOLs.

Another major problem with SPL-I is a lack of available implementations. Versions exist for Navy AN/UYK-7 and AN/UYK-20 computers, but outside the Navy, it is virtually unused. Much of this lack of use is due to the
expectations in the development of Ada, which has most of the same real time control features, and at the same time provides for more readable code.

Pascal, a language invented in 1970 by Niklaus Wirth of the University of Zurich, is intended primarily as a teaching language. The original intent was to provide the necessary language constructs to force a programmer to write structured programs. Many of the concepts defined by Pascal have been used in later languages, especially Ada and SPL/I. Pascal is a highly readable, easy to understand language. It is a strongly typed language, which means that all variables and constants in a program must be explicitly declared as to its type at the beginning of a program. Translation between different types is difficult unless their relationship is pre-defined. For example, this feature prevents a programmer from accidently equating feet and pounds in a calculation. Strong typing requires a programmer to think through the process he is defining before he actually codes it. Pascal incorporates many program control features which guarantee structured program flow: IF...THEN...ELSE and CASE statements provide explicit conditions for branching, making the reasons for each branch clear in each case. Pascal has array handling features which provide easy set up and manipulation of complex data structures such as linked lists.

Because Pascal was originally intended as a teaching language, it has a number of shortcomings when applied to a sophisticated real time application. The I/O defined for Pascal in its original form is severely deficient, and numerous implementations have attempted to improve upon its I/O capabilities. This has seriously inhibited Pascal's ability to be implementation dependent, and hence transportable from one compiler to another, and from one machine to another. It also makes it difficult to compare Pascal with other languages, since some versions of Pascal may have adequate I/O for the intended application.

Another serious deficiency of Pascal is the absence of any real-time control structures. Pascal is not intended for real time applications. To be readily transportable from one system to another, many Pascal
compilers, most notably the UCSD version, translate to a universal intermediate level language (termed a p-code), which in turn is readily translated to the machine language of host computer. This two level translation process, while useful, limits the efficiency of a Pascal program in terms of the number of machine instructions, it takes to execute a single Pascal instruction. The two level process also makes the execution of a Pascal program very difficult to predict and/or minimize.

Despite these limitations, Pascal has gained widespread acceptance in the industry. Some companies, like Texas Instruments, have standardized all of their software development around the use of Pascal as their preferred HOL. There are many versions available, and any final computer system chosen is likely to have at least one commercially available compiler to use. In addition, an intermediate p-code language could be translated to any embedded processor's instruction set, providing HOL capabilities and documentation within the system hardware, provided real-time control and I/O problems can be dealt with.

Many of the limitations of Pascal may be overcome through the use of Ada, a derivative of Pascal first developed in 1979 by a design team from Honeywell-Bull, under the direction of Jean Ichbiah. Developed as a joint Army/Air Force project, Ada is intended to be the Department of Defense standard HOL for all major systems of the future. As such, Ada was designed to be an all-purpose language, incorporating the key features of Pascal together with real-time processing constructs and improved I/O capabilities. Like Pascal, Ada is a strongly typed language, with all variables defined clearly at the beginning of the program. Ada has all the same structured program constructs as Pascal, and in addition has features to simplify separate compilation of different sections of a large program. The I/O constructs in the original Ada definition are adequate, although still somewhat less sophisticated as most Fortran implementations. This will probably be improved when Ada is actually implemented. Ada is designed to be highly readable: the design intent was to simplify documentation requirements by using a language as close as possible
to a Program Design Language (PDL) which can be used for documentation instead of flow charts. Ada's multitasking capability provides clear definitions of multiple parallel processes, and their interfaces.

The primary problem with using Ada is that currently its implementation is in its infancy. The most notable development is the Intel VLSI LAPX-432 microcomputer which is designed for the Ada HOL. The initial definition of the language has generated considerable interest within the software industry. A number of projects to develop working compilers has begun, both inside and outside the defense industry. RCA has identified 24 such projects for various machines. It is expected that by 1983 most major computer systems will have usable versions of Ada, and that by 1985 Ada will be in widespread use. As such, it appears to be most promising candidate for the ADSP. Ada combines the best features of the other languages into a single language: the versatility of Fortran, the real-time control of SPL/I, and the readability of Pascal. Table 22 summarizes the key characteristics of each language.

Table 22
Key Characteristics of Candidate HOLs

<table>
<thead>
<tr>
<th>FEATURE</th>
<th>SPL-I</th>
<th>FORTRAN</th>
<th>PASCAL</th>
<th>ADA</th>
</tr>
</thead>
<tbody>
<tr>
<td>READABILITY</td>
<td>FAIR</td>
<td>FAIR (IMPLEMENTATION DEPENDENT)</td>
<td>EXCELLENT</td>
<td>GOOD</td>
</tr>
<tr>
<td>REAL TIME CONTROL</td>
<td>YES</td>
<td></td>
<td>NO</td>
<td>YES</td>
</tr>
<tr>
<td>STRUCTURES</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ARRAY DATA HANDLING</td>
<td>GOOD</td>
<td>FAIR</td>
<td>GOOD</td>
<td>GOOD</td>
</tr>
<tr>
<td>STRUCTURES</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PROGRAMMING FEATURES</td>
<td>YES</td>
<td>IMPLEMENTATION DEPENDENT (FORTRAN 77)</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>DATA TYPING</td>
<td>YES</td>
<td>NO</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>I/O HANDLING</td>
<td>POOR</td>
<td>EXCELLENT</td>
<td>POOR</td>
<td>FAIR</td>
</tr>
<tr>
<td>CURRENT USE</td>
<td>AN/UYK-7, AN/UYK-20 (NAVY) COMPUTERS ONLY</td>
<td>WIDESPREAD</td>
<td>WIDESPREAD</td>
<td>FIRST COMPILERS IN DEVELOPMENT</td>
</tr>
<tr>
<td>FUTURE USE (1983 - )</td>
<td>UNPREDICTABLE</td>
<td>WIDESPREAD (ALTHOUGH MAY BE REPLACED BY ADA)</td>
<td>WIDESPREAD</td>
<td>WIDESPREAD</td>
</tr>
</tbody>
</table>

91
2.5 ADSP SELECTED DESIGN

2.5.1 Selection of Algorithm

The FFT convolver was selected for the ADSP. The selection of a processing algorithm was made principally between the time domain, FFT convolver and subarray algorithms. The other approaches were considered in relation to these three.

2.5.1.1 Key ADSP Requirements

The key requirements for the ADSP are summarized in Table 23. Continuous variation in processing parameters, with provision for modular construction and future growth are driving factors. In addition, the processor must accommodate continuous or burst modes.

<table>
<thead>
<tr>
<th>Table 23</th>
</tr>
</thead>
<tbody>
<tr>
<td>Key ADSP Requirements</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>BASELINE</th>
<th>VARIATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>COMPLEX SAMPLE RATE</td>
<td>11 MHz</td>
</tr>
<tr>
<td>PULSE SAMPLES</td>
<td>475</td>
</tr>
<tr>
<td>PULSE COMPRESSION</td>
<td>410</td>
</tr>
<tr>
<td>RANGE SWATH</td>
<td>4000</td>
</tr>
<tr>
<td>INTEGRATED RANGE Sidelobes</td>
<td>-15 dB</td>
</tr>
<tr>
<td>PRF</td>
<td>2500 Hz</td>
</tr>
<tr>
<td>LOOKS</td>
<td>4</td>
</tr>
<tr>
<td>AZIMUTH COMPRESSION RATIO/LOOK</td>
<td>350</td>
</tr>
<tr>
<td>INTEGRATED AZIMUTH Sidelobes</td>
<td>-20 dB</td>
</tr>
<tr>
<td>RANGE MIGRATION</td>
<td>86 RANGE BINS (4 LOOKS)</td>
</tr>
</tbody>
</table>

- TRADE-OFF AMONG RANGE SWATH, NUMBER OF LOOKS, AND RESOLUTION

- MODULARITY -- PROVISION FOR:
  - SWATH WIDTH -- UP TO FOUR TIMES BASELINE
  - MORE PARALLEL LOOKS
  - MULTIPLE FREQUENCIES AND POLARIZATIONS

2.5.1.2 Programmability

The variation in parameters can be accommodated by the three major processing algorithms shown in Table 24. Both the time domain
and FFT convolver approaches offer full control over the SAR processing parameters such as compression factor. However, the subarray implementation cannot be readily programmed to cover a continuous selection of parameters. The subarray formation process most easily accommodates a stepped parameter control. A disadvantage accrues to the time domain approach with variations in the number of looks. A variable prefilter would be difficult to implement in this case. The Type B time domain processor is used in the comparison because it is preferred over the Type A processor.

Table 24
Algorithm Programmability

<table>
<thead>
<tr>
<th>ALGORITHM</th>
<th>REQUIREMENT VARIATION</th>
<th>METHOD</th>
<th>IMPACT ON HARDWARE</th>
</tr>
</thead>
<tbody>
<tr>
<td>TIME DOMAIN</td>
<td>COMPRESSION</td>
<td>VARY NUMBER OF ACTIVE CORRELATORS</td>
<td>MODEST INCREASE IN CONTROL FUNCTION</td>
</tr>
<tr>
<td>(TYPE B)</td>
<td></td>
<td>⊗ SWITCH CORRELATORS</td>
<td>LARGE INCREASE IN CONTROL AND SWITCHING HARDWARE</td>
</tr>
<tr>
<td></td>
<td></td>
<td>⊗ VARY PREFILTERING</td>
<td></td>
</tr>
<tr>
<td>FFT CONVOLVER</td>
<td>COMPRESSION</td>
<td>CONTROL COMMANDS AND REFERENCE FUNCTION</td>
<td>MODEST HARDWARE INCREASE AND CONTROL FUNCTION SOFTWARE</td>
</tr>
<tr>
<td></td>
<td></td>
<td>LOOKS</td>
<td>MINIMUM HARDWARE INCREASE</td>
</tr>
<tr>
<td></td>
<td></td>
<td>REPROGRAM CONTROL SEQUENCE</td>
<td></td>
</tr>
<tr>
<td>SUBARRAY</td>
<td>COMPRESSION</td>
<td>VERY DIFFICULT TO OBTAIN CONTINUOUS CONTROL; CONTROL IN STEPS</td>
<td>LARGE INCREASE IN COMPLEXITY OF CONTROL SYSTEM</td>
</tr>
<tr>
<td></td>
<td></td>
<td>LOOKS</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>REPROGRAM CONTROL SEQUENCE</td>
<td></td>
</tr>
</tbody>
</table>

2.5.1.3 Incremental Implementation and Growth

Incremental growth or implementation can refer to variation in swath width, number of looks, or the number of processing channels. In addition, the capability of the processor to handle data at real time rates is a factor. All of these issues are in a sense related. As the swath width and number of channels increases, the processor memory and computation can be expected to increase linearly. As the number of looks increases the computation requirements generally decrease and drop dramatically for the time domain processor with a prefilter.
The algorithm and architecture selection are related and in anticipation of the selection of a parallel architecture that implementation is assumed for the FFT convolver and subarray algorithm in Table 25.

Table 25 Incremental Growth and Implementation

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>NUMBER OF CHANNELS (FREQUENCY AND POLARIZATION)</th>
</tr>
</thead>
<tbody>
<tr>
<td>INCREMENTAL GROWTH</td>
<td></td>
</tr>
<tr>
<td>ALGORITHM</td>
<td>SWATH WIDTH</td>
</tr>
<tr>
<td>TIME DOMAIN (TYPE B)</td>
<td>ADD PARALLEL SYSTEM</td>
</tr>
<tr>
<td>FFT CONVOLVER (PARALLEL ARCHITECTURE)</td>
<td>ADD RANGE AND AZIMUTH PROCESSORS</td>
</tr>
<tr>
<td>AZIMUTH SUBARRAY (PARALLEL ARCHITECTURE)</td>
<td>ADD RANGE AND AZIMUTH PROCESSORS</td>
</tr>
<tr>
<td>instantaneous growth</td>
<td>ADD PARALLEL SYSTEMS</td>
</tr>
<tr>
<td>Incremental growth</td>
<td>ADD PARALLEL SYSTEMS</td>
</tr>
</tbody>
</table>

INCREMENTAL IMPLEMENTATION

<table>
<thead>
<tr>
<th>TIME DOMAIN (TYPE B)</th>
<th>NOT PRACTICAL BECAUSE OF POOR MODULE MEMORY TRADE</th>
</tr>
</thead>
<tbody>
<tr>
<td>FFT CONVOLVER (PARALLEL ARCHITECTURE)</td>
<td>REDUCE NUMBER OF RANGE AND AZIMUTH PROCESSORS</td>
</tr>
<tr>
<td>AZIMUTH SUBARRAY (PARALLEL ARCHITECTURE)</td>
<td>REDUCE NUMBER OF RANGE AND AZIMUTH PROCESSORS</td>
</tr>
<tr>
<td></td>
<td>PROGRAMMABLE PREFILTER N/A</td>
</tr>
<tr>
<td></td>
<td>INCRESSES REAL TIME RATE N/A</td>
</tr>
<tr>
<td></td>
<td>MORE LOOKS REDUCE SIZE OF FFTS AND MEMORY</td>
</tr>
<tr>
<td></td>
<td>LOSES EFFECTIVENESS AS NUMBER OF LOOKS BECOMES LARGE</td>
</tr>
</tbody>
</table>

2.5.1.4 Burst Multimode Processing

The issues in burst mode processing fall into two categories; 1) the ability of the processor to accommodate mode changes with different SAR parameters with no loss of imagery and 2) the ability to process special modes such as a large members of looks in a burst mode (See Figure 5). The first case is illustrated by Figure 49. A SAR processor will have an
inherent delay ($\tau_D$) from input to output which is greater than the integration time ($\tau_A$). Radar bursts can switch instantaneously from one frequency to another as illustrated. A processor can have either a switched mode control or a traveling mode control. With a switched mode control, all of the parameters of the processor change together so the data within the processor when the mode switch is changed is all lost. On the other hand, with a traveling control that moves with the data no additional invalid data appears beyond that equal to the integration time. The traveling mode control is obviously preferable and the time domain processor (Type B) is unique in its adaptability to a traveling mode control. The lost data can be avoided by increasing the bulk memory size by 50% for the FFT convolver and 100% for the subarray technique.

The second burst processing problem can be considered in the extreme case where the length of a burst is equal to the integration time and the bursts are of arbitrary spacing. In this situation there
can be essentially one image resolution element per look and the FFT convolver in its normal form is extremely inefficient. The time domain type B process is well matched to the case because of its multiplier - accumulator structure. The type B processor can be used with each processing module handling a separate look for the full burst range swath. The FFT convolver and subarray systems can process this mode with some variation in their structure. The basic approach is to deramp the input signal, corner turn, FFT, correct for range all migration and integrate the appropriate multiple looks as indicated in Figure 50.

![Diagram of interrupted burst processing with many looks](image)

**Figure 50.** Interrupted burst processing with many looks
2.5.1.5 Algorithm Cost Comparisons

Relative costs were developed for the three principal ADSP algorithms and are summarized in Table 26. The design costs of the subarray technique overshadow its lower materials costs. 'Materials for the time domain processor reflecting the large number of computations required dominate its cost profile.

Table 26
Relative Algorithm Costs

<table>
<thead>
<tr>
<th></th>
<th>TIME DOMAIN</th>
<th>FFT CONVOLVER</th>
<th>SUB-ARRAY</th>
</tr>
</thead>
<tbody>
<tr>
<td>PROGRAM CONTROL</td>
<td>0.246</td>
<td>0.207</td>
<td>0.220</td>
</tr>
<tr>
<td>MONITORING AND DESIGN</td>
<td>0.416</td>
<td>0.384</td>
<td>0.626</td>
</tr>
<tr>
<td>ASSURANCE</td>
<td>1.214</td>
<td>0.263</td>
<td>0.174</td>
</tr>
<tr>
<td>DESIGN</td>
<td>0.419</td>
<td>0.146</td>
<td>0.191</td>
</tr>
<tr>
<td>MATERIALS/SERVICES</td>
<td>2.295</td>
<td>1.000</td>
<td>1.211</td>
</tr>
<tr>
<td>ASSEMBLY AND TEST</td>
<td>1.230</td>
<td>1.000</td>
<td>1.211</td>
</tr>
<tr>
<td>TOTALS</td>
<td>2.295</td>
<td>1.000</td>
<td>1.211</td>
</tr>
</tbody>
</table>

2.5.1.6 Risks

Development risks associated with the candidate algorithms are indicated in Table 27. The time domains approach has problems with reliability and the control of a large hardware system at the nominal system clock rate of 11 MHz. The complexity of the subarray processor design is its major risk factor while the FFT convolver algorithm has no serious drawbacks. Its only questionable area is in achieving convenient modularity of the hardware elements - a concern that also applies to the other algorithms. General algorithm-independent risks are also listed in the table and the major one affecting the lifetime of the ADSP is meeting the correct mix between hardware and software controls.
Table 27
ADSP Algorithm Development Risks

<table>
<thead>
<tr>
<th>SPECIFIC</th>
<th>GENERAL APPLYING TO ALL ALGORITHMS</th>
</tr>
</thead>
<tbody>
<tr>
<td>TIME DOMAIN</td>
<td>CONTROL OF LARGE BUS SYSTEM, MULTIPLE CABINETS</td>
</tr>
<tr>
<td></td>
<td>11 MHz CLOCK</td>
</tr>
<tr>
<td></td>
<td>RELIABILITY</td>
</tr>
<tr>
<td>FFT CONVOLVER</td>
<td>ACHIEVING MODULE PARTITIONING</td>
</tr>
<tr>
<td>SUBARRAY</td>
<td>ACHIEVING REQUIRED PROGRAMMABILITY</td>
</tr>
<tr>
<td></td>
<td>DEVELOPMENT OF SIMPLE TEST PROCEDURE</td>
</tr>
<tr>
<td></td>
<td>CONTROL SYSTEM</td>
</tr>
</tbody>
</table>

2.5.1.7 Summary and Selection

A summary of the general characteristics of the various processing algorithms studied is given in Table 28. Particular algorithms have features which may be useful in certain applications. For example, the subarray process, which offers a minimal hardware implementation, is advantageous for a single dedicated processor for low power and size on-board applications. However, the FFT convolver algorithm was selected for the ADSP because:

- Programming for multiple modes is straightforward,
- the higher cost of memory and computations (relative to subarray) are offset by savings in control system design costs,
- a lower risk is associated with the approach,
- integrated circuit technology thrust is reducing the cost of memory and computations,
- it lends itself to modular growth,
- it provides a continuous selection of SAR parameters and,
- the ADSP has no requirements for small size, low power or special environmental conditions.
Table 28
Algorithm Summary Comparison

<table>
<thead>
<tr>
<th>ALGORITHM</th>
<th>MAJOR FEATURE</th>
<th>DISADVANTAGES</th>
</tr>
</thead>
<tbody>
<tr>
<td>FFT CONVOLUTION (1D)</td>
<td>EASIER TO PARTITION AND CONTROL</td>
<td>NOT MINIMUM HARDWARE</td>
</tr>
<tr>
<td>BLOCK FFT APPROACH</td>
<td>NO CORNER TURNING MEMORY</td>
<td>MORE MEMORY REQUIRED</td>
</tr>
<tr>
<td>2D FAST FOURIER TRANSFORM</td>
<td>MOST FLEXIBLE</td>
<td>HIGHER COMPUTATIONAL RATE DUE TO 2D OVERLAP</td>
</tr>
<tr>
<td></td>
<td></td>
<td>LIMITED BY DEPTH OF FOCUS</td>
</tr>
<tr>
<td>2D FAST POLYNOMIAL TRANSFORM</td>
<td>LESS MULTIPLICATIONS</td>
<td>MORE DIFFICULT TO PARTITION</td>
</tr>
<tr>
<td>SERIAL TIME DOMAIN CORRELATION</td>
<td>VERY FLEXIBLE</td>
<td>REQUIRES MOST COMPUTATIONS</td>
</tr>
<tr>
<td></td>
<td>EASY REFERENCE</td>
<td></td>
</tr>
<tr>
<td></td>
<td>GENERATION</td>
<td></td>
</tr>
<tr>
<td></td>
<td>BEST FOR BURST MODE</td>
<td></td>
</tr>
<tr>
<td>PARALLEL TIME DOMAIN CORRELATION</td>
<td>NO ADVANTAGE OVER SERIAL SYSTEM</td>
<td>REQUIRES MOST COMPUTATIONS</td>
</tr>
<tr>
<td></td>
<td></td>
<td>REFERENCE FUNCTION</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DIFFICULT TO GENERATE</td>
</tr>
<tr>
<td>SUBARRAY PROCESSING</td>
<td>MINIMAL HARDWARE</td>
<td>MORE DIFFICULT TO PROGRAM</td>
</tr>
</tbody>
</table>

2.5.2 Selection of Architecture

A comparison of pipeline and parallel architecture is given in Table 28. The preponderance of key favorable factors make the parallel approach the optimum selection. A parallel structure is also characteristic of a number of specific processors including the Massively Parallel Processor - MPP (19), the Advanced On-Board Signal Processor - AOSP (20) and S-1 (21). Table 30 shows how these systems could be configured for the ADSP. Their use in the ADSP would depend upon the achievement of their development goals in a timely manner. In addition, they do not have the incremental implementation and growth characteristics desired. For those reasons we have recommended a parallel design tailored specifically to the ADSP requirements.
Table 29
Pipeline - Parallel Architecture Comparison

<table>
<thead>
<tr>
<th>ADSP CHARACTERISTIC</th>
<th>PIPELINE</th>
<th>PARALLEL</th>
</tr>
</thead>
<tbody>
<tr>
<td>Natural Partitioning</td>
<td>• EACH PIPELINE ELEMENT DOES OWN FUNCTION</td>
<td>• RANGE -- PRI</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• AZIMUTH -- RANGE SLICE</td>
</tr>
<tr>
<td>Programmability</td>
<td>• FFTs -- LENGTH CHANGE</td>
<td>• FIRMWARE PROGRAMMABLE (NO HARDWARE RESTRUCTURING)</td>
</tr>
<tr>
<td></td>
<td>• CONTROL -- TIMING MUST BE ADAPTABLE</td>
<td></td>
</tr>
<tr>
<td>Memory System</td>
<td>• CAN TAILOR EACH ELEMENT TO MINIMUM SIZE</td>
<td>• LOW SPEED OPERATION</td>
</tr>
<tr>
<td></td>
<td>• MUST OPERATE AT HIGH SPEED</td>
<td>• MODULAR, CONVENIENT SIZES</td>
</tr>
<tr>
<td>Reliability/Enhancement</td>
<td>• MEDIUM RELIABILITY</td>
<td>• INHERENT HIGH RELIABILITY</td>
</tr>
<tr>
<td></td>
<td>• EXTRA PIPELINE UNITS BUT CONTROL IS DIFFICULT</td>
<td>• SPARES ARE INDEPENDENT AND EASILY INSERTED</td>
</tr>
<tr>
<td></td>
<td>• TESTING IS DIFFICULT</td>
<td>• STATUS TEST IS STRAIGHT-FORWARD</td>
</tr>
<tr>
<td>Modularity</td>
<td>• MODULARITY REDUCES EFFICIENCY</td>
<td>• MODULARITY INHERENT IN DESIGN</td>
</tr>
<tr>
<td>Risk</td>
<td>• MODERATE</td>
<td>• LOW</td>
</tr>
</tbody>
</table>

Table 30
Processor Comparisons
('FT Convolver Algorithm -- FFTs)

<table>
<thead>
<tr>
<th></th>
<th>ADSP REQUIRED</th>
<th>MPP* PARALLEL</th>
<th>AOSP MULTIBUS (56 ACES -- est)</th>
<th>S-1 CROSSBAR (10 A-BOXES)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Real Multiplications per Second $\div 10^6$</td>
<td>2,240</td>
<td>910</td>
<td>2,240</td>
<td>2,240</td>
</tr>
<tr>
<td>Real Adds per Second $\div 10^6$</td>
<td>3,360</td>
<td>4,428</td>
<td>3,360</td>
<td>3,360</td>
</tr>
<tr>
<td>Approximate Memory Storage $\div 10^6$ (Bits)</td>
<td>416</td>
<td>16**</td>
<td>560***</td>
<td>-</td>
</tr>
</tbody>
</table>

- MULTIPLIES AND ADDS ARE NOT SIMULTANEOUS FOR MPP
- EXTENDABLE
- ASSUMES 5 MEMORY CHIPS PER ACE

100
2.5.3 Design

The design selected for the ADSP features a parallel processor implementation of the FFT convolver algorithm for both the range and azimuth correlators. It is programmable and adaptable to multiple missions. The parallel architecture allows a modular implementation suitable for expansion or reduced system capability. The parallel design achieves high system reliability and graceful performance degradation.

The system is designed with TTL compatible logic, has an internal 8MHz operating clock rate, has floating point arithmetic and employs 64K dynamic RAMs for the bulk memory. It is controlled by a host computer for mission set up and performance monitoring, but because most of the control requirements are embedded in firmware, a minimum of software effort is anticipated for a new mission set-up.

Figure 51 shows the arrangement of the parallel processing modules. For the assumed 8 MHz clock rates, 22 parallel processors are used for the range correlator and 15 parallel channels are employed in the azimuth correlator.

The architecture and algorithm permits a maximum degree of mission programmability with a minimum of software set-up effort. The host computer is not involved in any of the real-time computations as a process proceeds but is used for configuration and test functions. All real time controls are embedded in the signal processing elements. Commands from the host computer set up the SAR processing parameters.

2.5.3.1 Range Correlator Design

The range correlator is illustrated in Figure 52. Each processing module handles a full radar PRI. The PRI/FFT unit, whose primary function is FFT processing, is the same module used for FFT processing in the azimuth correlator.

Each PRI/FFT processor consists of an input/output (I/O) memory, a working memory for computations, an arithmetic computation unit, a reference function store, and a controller. The I/O memory is large
Figure 51
Advanced Digital SAR Processor Design
enough to hold the full range swath window prior to range compression. Data is transferred from the I/O memory through the data switch to the working memory for processing. The computation unit can be programmed to do the FFT butterfly, weighting, reference multiplication, magnitude calculation ($I^2+Q^2$ or $\sqrt{I^2+Q^2}$), normalization, scaling, and either real or complex FFT computations.

2.5.3.2 Linear Range Migration Correction

From the point of view of control simplicity it appears preferable to compensate for all of the linear components of range migration separately from the quadratic terms. This is the approach employed in the recommended design where the correction is applied after range pulse compression. The implementation is simply an incremental delay plus an interpolated fractional sample delay. Our simulation showed that, with the FFT convolver processing algorithm, adequate performance could be obtained without the use of a separate linear range migration unit if interpolation were used in the frequency domain correction. However, we have included the function since it may contribute to higher quality imagery in some cases.

2.5.3.3 Corner Turning Memory

The corner turning memory module functions are given in Figure 53. A PRI buffer is used to capture the range swath to be processed. The net data rate through each parallel channel is then only about 22/15 MHz. This low data rate permits the use of slow 64K dynamic RAMs for the bulk store.

The organization of the corner turning memory modules is shown in Figure 54. With a 4096 point azimuth processing window, the windows must be repeated each 2048 points. This is accomplished by using an overlap-save sequence in the memories. After the full 4K samples are stored in two memories the next 2K of data is read in to one-half the memory while the 4K window is read out. Operation in this manner means that the total bulk corner turning memory storage is approximately the product of the range swath and the azimuth correlation extent.
Figure 53
Corner Turning Memory Function

*Special refresh may not be necessary

Figure 54
Corner Turning Memory Organization
2.5.3.4 Azimuth Correlation

After the first FFT is taken to convert the constant range lines to the spectral domain, the quadratic range migration correction (and any residual linear component) is applied together with the spectral reference focusing function. Bearing in mind that the data rate at the interface to this function shown in Figure 55 is less than 2 MHz, the implementation of the functions can be streamlined by time-sharing hardware elements. Most of the adaptive processes in the azimuth correlator are centered here. A separate clutter lock estimator is used. Although the focusing function generation is shown on the module, our selected approach for this function is to employ a separate FFT processor module for computing all of the references as discussed later in this section.

Figure 55
Range Migration Correction and Matched Filter
2.5.3.5 Multilook Integrator

Figure 56 shows the design approach for the multilook integrator. Input data is first interpolated, if necessary, for image registration or geometric mapping correction, or changes in the output image pixel density. If the autofocus is not accomplished with modification to the focusing function, multilook registration corrections can be applied here. The multiple looks are integrated after the magnitude of the complex samples are obtained. The multiple looks are integrated after the magnitude of the complex samples are obtained. The multilook memory store is approximately one-eighth as large as the corner turning memory and all of the associated functions can therefore be included on the module.

![Multilook Integrator Diagram]

Figure 56
Multilook Integrator

107
2.5.3.6 Clutter Lock

A clutter lock technique was described in (22). It relies on a measure of symmetry of the mean image energy of the four looks. The normalized error is determined from

\[ \frac{E_1 + E_2 - E_3 - E_4}{E_1 + E_2 + E_3 + E_4} \]

where \( E_1 \ldots E_4 \) are the energy levels in the respective looks. A modification of this approach is suggested here based on the following two observations. First, the referenced approach assumes that the actual mean image energy of a particular look, say look 3, does not fluctuate too much as the terrain is changed. Although this is generally valid, there may be specific peculiarities, e.g. transition from ocean to land, that will violate this assumption. Secondly, as the frequency offset \((F_c-f_c)\) approaches zero, the difference between the mean image energy looks 2 and 3 would appear to be insensitive to changes in \((F_c-f_c)\).

The suggested modification uses two different segments of the range compressed data in such a way that the image of look 1 of the first segment coincides with the image of look 4 of the second segment. Furthermore, only the spectra of looks 1 and 4 are used to establish the symmetry, as these are much more sensitive to changes in the frequency offset \((F_c-f_c)\).

Two measures of symmetry can be used. The first is the difference of the total image energy of each look, i.e. \( E_1 - E_4 \). Another measure is obtained by comparing each spectral line in the two looks. Let \( S_1(k) \) and \( S_4(k) \) be the \( k \)th component of looks 1 and 4 respectively. Then a good measure is

\[ D = \sum_k |S_1(k) - S_4(k)| \]

This quantity appears to be much more sensitive to changes of the frequency offset \((F_c-f_c)\), as can be seen from the result of a typical simulation presented in Table 31. The disadvantage of using \( D \) to perform clutter lock is that one has to seek the minimum of \( D \) as \((F_c-f_c)\) is varied whereas the use of \((E_1 - E_4)\) needs only to search for the zero crossing.
Table 31
Clutter Lock Simulation Results

* POINT TARGET
  - **TWO POINT INTERPOLATOR IN RANGE COMPENSATION ALGORITHM**
  - **YAW IS APPROXIMATELY 1/2 A LOOK**

**RESULTS:**

<table>
<thead>
<tr>
<th>MEASURE</th>
<th>$F_C - f_C$</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0.008</td>
</tr>
<tr>
<td>$E_1$</td>
<td>5.057</td>
</tr>
<tr>
<td>$E_4$</td>
<td>5.094</td>
</tr>
<tr>
<td>$E_1 - E_4$</td>
<td>-0.0364</td>
</tr>
<tr>
<td>$D$</td>
<td>3.989</td>
</tr>
</tbody>
</table>
2.5.3.7 Generation of Focus Function

The reference signal needed for the azimuth matched filter is of the form \( e^{-ja(n-n_o)^2} \) where the constant \( a \) depends on the range as well as other system parameters. This dependence on range demands that new reference functions be generated fairly frequently for proper focusing, and the Fourier transform of the newly generated reference function be calculated if the matched filtering is carried out in the frequency domain. The required spectral focusing function can be generated by taking the FFT of a linear frequency ramp function which has been adjusted for the correct slope. While we have initially selected this first method, it is worthwhile to consider alternates which reduce the amount of computations. One method for reducing this computation task is described here.

Assume that \( \{e^{-ja(n-n_o)^2}\} \) is the focusing function in use, and the value of \( a \) is changed to \( a+\Delta \) for focusing at a different range. Rather than generate \( e^{-j(a+\Delta)(n-n_o)^2} \) anew, we rewrite \( e^{-j(a+\Delta)(n-n_o)^2} \) as follows:

\[
e^{-j(a+\Delta)(n-n_o)^2} = e^{-ja(n-n_o)^2} e^{-j\Delta(n-n_o)^2} = e^{-ja(n-n_o)^2} \left[ 1 - j\Delta(n-n_o)^2 - \frac{\Delta^2(n-n_o)^4}{2} + \ldots \right]
\]

If \( \Delta \) is sufficiently small, the first two terms in the series expansion are sufficiently accurate for our purpose. In the transform domain:

\[
\{e^{-j(a+\Delta)(n-n_o)^2}\} \approx \{e^{-ja(n-n_o)^2}\} - j\Delta \{e^{-ja(n-n_o)^2}\}^2 - \frac{\Delta^2}{2} \{e^{-ja(n-n_o)^2}\}^4
\]

Thus, one needs to store only the three transforms on the right side of the equation and combine them using whatever value of \( \Delta \) necessary to obtain the transform of the desired new reference.
To determine one range of $\Delta$ for which this approach offers sufficient accuracy, we generated a reference with $\Delta$ varying and used it for matched filtering the returns from a point target. The results were compared with those obtained when $\Delta=0$.

If there is no yaw, then the proposed alternate will produce less than $0.5\text{dB}$ change in the response when $\Delta$ is kept within $\pm 50$ range cells. If a yaw corresponding to half a look is present, then $\Delta$ has to be within $\pm 30$ range cells in order to keep the change to within $0.5\text{dB}$. If the yaw is increased to one look, then $\Delta$ has to be within $\pm 20$ range cells.

While the alternate method offers significantly fewer computations, the availability of FFT processing modules makes the direct reference computation cost efficient. With a new reference required every eight range cells, two FFT processing modules can be applied to the task of computing the references for 15 parallel channels.

2.5.3.8 Control System

System requirements which affect the range and azimuth processor controls are listed in Table 32. These general requirements impact in various ways on the processor depending upon the algorithm and architecture employed.

Table 32

ADSP System Control Requirements

<table>
<thead>
<tr>
<th>Range Processor</th>
</tr>
</thead>
<tbody>
<tr>
<td>Range Compression Ratio:</td>
</tr>
<tr>
<td>Swath Width:</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Azimuth Processor</th>
</tr>
</thead>
<tbody>
<tr>
<td>Azimuth Compression:</td>
</tr>
<tr>
<td>Reference Function Update:</td>
</tr>
<tr>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Required Modes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dual Frequency</td>
</tr>
<tr>
<td>Dual Polarization</td>
</tr>
<tr>
<td>Burst</td>
</tr>
<tr>
<td>Continuous</td>
</tr>
</tbody>
</table>

Variations within Mission in altitude, look angle, resolution, number of looks, swath width, and azimuth weighting
The FFT convolver is relatively easily controlled for the variation of system parameters. The length of the FFT can be changed to accommodate varying time bandwidth products and swath width. This is especially easily accomplished in a serial FFT where the length change is by firmware control. In addition, waveform and weighting function variations can be accommodated by either storing the additional functions in ROM or by inserting them into a temporary storage RAM via the control computer.

A continuous selection of swath widths and waveform length can be batch processed with the FFT convolver within the limits of the maximum size FFT. The FFT can also be operated in a sliding aperture mode. Then successive FFT windows are processed at intervals of the difference between the FFT size and waveform length. Table 33 lists a number of variations in FFT and waveform size and resulting complex computations per output point. The table illustrates the logarithmic increase in the required computations as the waveform and FFT size increase. It also illustrates the computational advantages of increasing the FFT size relative to the waveform length.

**TABLE 33**

FFT Range Correlator Convolver Variations

<table>
<thead>
<tr>
<th>SIZE</th>
<th>WAVEFORM SIZE</th>
<th>RANGE COVERAGE PER FFT</th>
<th>COMPLEX COMPUTATIONS PER POINT</th>
</tr>
</thead>
<tbody>
<tr>
<td>512</td>
<td>256</td>
<td>256</td>
<td>20</td>
</tr>
<tr>
<td>1024</td>
<td>512</td>
<td>512</td>
<td>22</td>
</tr>
<tr>
<td>2048</td>
<td>1024</td>
<td>1024</td>
<td>24</td>
</tr>
<tr>
<td>4096</td>
<td>2048</td>
<td>2048</td>
<td>26</td>
</tr>
<tr>
<td>8192</td>
<td>4096</td>
<td>4096</td>
<td>28</td>
</tr>
<tr>
<td>8192</td>
<td>2048</td>
<td>6144</td>
<td>18.67</td>
</tr>
<tr>
<td>8192</td>
<td>1024</td>
<td>7168</td>
<td>16</td>
</tr>
<tr>
<td>8192</td>
<td>512</td>
<td>7680</td>
<td>14.9</td>
</tr>
</tbody>
</table>
Controls required on the FFT convolver to meet the total programming requirements are indicated in Figure 57. Some of these controls may be most appropriately placed on a common control module for multiple range processors. The tradeoff in this regard is the consideration for multiple uses of the module, as in the azimuth correlator.

Controls for the azimuth processor are distributed to each functional element. For the FFT convolver algorithm all required controls for the FFT are embedded in the FFT module used in the range processor. The primary control centers are then in the corner turn memory, the range migration-matched filter module and the multi-look integrator. Linear range migration is a separate function in the design as is the clutter lock estimator.

Figure 57  FFT Convolver Control
2.5.3.9 Test Subsystem

The complexity of the ADSP dictates the implementation of a diagnostic, status test subsystem in conjunction with the operating system. A conceptual test system is shown in Figure 58. The system elements would be exercised with a test signal sequence and check-sums would be obtained at selected locations in the processor. These check sums are read back to the control computer for failure localization.

In addition to the built-in-test system, a test fixture should be developed for testing and debugging functional modules. This test unit could be used both for production testing and long term maintenance of the equipment.

2.5.3.10 Physical Configuration

The ADSP system was sized for its physical configuration. The module complement for the system is shown in Table 34. Large 15" x 17" modules were assumed capable of housing 200 or more standard dual-in-line circuits. Using an average of 170 circuits per module the total number of circuits in the system is about 33,000 including 5% spares. Five standard cabinets can be used to house the ADSP with about 2000 watts dissipation per cabinet.

![Diagram](Figure 58  Test System Concept)
Wirewrap interconnections were assumed. Because of the large number of circuits in the system it is recommended that they be acquired with a burn-in specification of 60 hours, particularly if plastic circuits are used. A PDP-11/23 computer with 256 K bytes of memory, dual disk, and hardware floating point was selected for the host computer although any of a large number of computers would be adequate.

**TABLE 34. MODULE SUMMARY**

<table>
<thead>
<tr>
<th>MODULE TYPE</th>
<th>FUNCTIONAL UNITS</th>
<th>OPERATING SPARES</th>
<th>OTHER SPARES (OPTIONAL)</th>
</tr>
</thead>
<tbody>
<tr>
<td>PRI/FFT Processor</td>
<td>54</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>Corner Turn Memory</td>
<td>60</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>Range Migration Correction</td>
<td>15</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Multi-look Integrator</td>
<td>15</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Linear Range Migration</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Timing Unit</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Clutter Lock and Focus</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Test Probe Interface</td>
<td>6</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Controllers</td>
<td>3</td>
<td></td>
<td>3</td>
</tr>
</tbody>
</table>

156 10 17

2.5.4 Impact of Technology

The specific impact of future technology on the implementation of the ADSP can be deduced from Figures 59 and 60 which show key integrated circuit and architectural developments over the ADSP development time. All of the DC developments shown should serve to minimize the ADSP cost if they are available in a timely manner. Either 256 K bit dynamic RAM's or 64 K bit static RAMs will be available by 1983. Wide word configurations of up to 8 bits will reduce costs. Particular logic developments which can be anticipated are highlighted by a coming selection of chips specifically designed to reduce the cost of implementing the fast Fourier transform (FFT). The culmination of logic will come with the advent of VHSIC technology which is primarily aimed at signal processing applications. In the microcomputer field the recent announcement of the i APX-432 Ada 32 bit microcomputer by Intel Corporation is just the forerunner of an expected set of competitive VLSI computer systems.
Specific signal processors should also be completed within the general time frame of the ADSP as indicated in Figure 60. These developments, however, as previously indicated are not immediately applicable to the ADSP unless they have sufficient maturity, which should come at about the time the ADSP is completed.

Figure 59
IC Technology Projection

Figure 60
Signal Processor Architecture Projection
2.6 ADSP SCHEDULE AND COST FACTORS

The nominal development time for the ADSP has been established as three years. However, changing the program schedule will affect the expected cost as illustrated in Figure 61 which was derived from outputs of the RCA PRICE* program for the ADSP design. However, at shorter schedules both costs and risks tend to increase until at about 18 months the risks are too high for rational consideration. A 36 month schedule provides a higher cost, but the additional time gives a higher success expectation.

Figure 61
Effect of Schedule on Cost

*PRICE - Programmed Review of Information for Costing and Evaluation
If a two phase program is planned for the three year effort, the expenditure rates in Figure 62 will be obtained. The first 24 months of the job includes all of the design and first piece test work plus the integration of all the elements into a partial working system capable of doing all ADSP functions at a non-real time rate. The two-year design costs include all of the cabinetry and control for the full performance system. The final 12 month period then involves purchasing additional parts and modules and integrating them into a full performance system.

Figure 62
Typical Expenditure Rates
2.7 IMPLEMENTATION PLAN ALTERNATIVES

The recommended schedule for the ADSP is given in Figure 63. It reflects the two phase development outlined in Section 2.6.

The question of structuring the ADSP as a partial (non-real time) implementation with a four year development cycle was addressed. Full capability would be achieved with later add-ons. Alternatives for this
scenario are listed in Table 35. The first option is essentially to stretch the two-year development cycle of Figure 63 to four years. While this would achieve all program performance objectives, it would result in a cost increase (not including inflation) of 20 percent. In addition, the four year program could produce a technology deficient design unless the hardware design details were delayed until the last two years.

<table>
<thead>
<tr>
<th>OPTION</th>
<th>RELATIVE COST</th>
<th>COMMENTS</th>
</tr>
</thead>
</table>
| 1. NONREAL TIME, FULL FUNCTIONS | 0.78 | • WOULD DEMONSTRATE ALL PROGRAM OBJECTIVES
• FOUR YEAR PROGRAM IMPOSES 20% COST PENALTY
• FOUR YEAR PROGRAM MAY BE TECHNOLOGY DEFICIENT |
| 2. (a) NONREAL TIME, REDUCED PROGRAMMABILITY | 0.73 | • REDUCING PROGRAMMABILITY ELIMINATES ONE OF KEY PROGRAM OBJECTIVES
• TEST FACILITIES, BOTH BUILT-IN AND MODULE, ELIMINATED |
| (b) CASE (a) PLUS REDUCED GROWTH | 0.60 | • LOSS OF PROGRAM OBJECTIVE OF EXPANDABILITY TO FULL REAL TIME SYSTEM WITHOUT ANY DESIGN
• FULL SYSTEM CAPABILITY WOULD REQUIRE REPACKAGING OF HARDWARE |
| 3. DELAY HARDWARE | ? | • TOTAL COST IS UNKNOWN -- COULD BE HIGHER THAN ALTERNATIVES
• APPLIES MOST ADVANCED TECHNOLOGY
• HARDWARE DEVELOPMENT BETTER MATCHED TO CURRENT MISSION TIMING |

The second option in Table 35 would involve reducing the level of programmability and the built in test and module test facilities.
This would eliminate one of the key program objectives, programmability, and the elimination of test facilities would make the equipment very difficult to maintain. A substantial cost reduction (.40) is achieved if the previous two factors are eliminated plus growth capability. That is a partial system, with its limited control, would be designed and built. A large disadvantage to this approach (2b) is that future expansion would require design effort and thus cause much greater ultimate costs.

The final choice would be to delay the hardware development. While the ultimate cost of this approach is not known, it does have the advantage of applying the most advanced technology, either custom built or purchased. Also since the SAR missions which might use the ADSP do not occur until 1986 and beyond, a delayed program would be more in line with mission timing.
3.0 CONCLUSIONS/RECOMMENDATIONS

General Recommendations
1) The FFT convolver algorithm is the recommended choice for a programmable SAR processor not having specific environmental requirements.
2) Parallel architecture is recommended since it provides modular structures which are matched to program needs in terms of incremental implementation and growth and the thrust of technology.

Performance Results
1) Equivalent performance can be achieved with the FFT convolver, step transform subarray, or time domain azimuth processing algorithms.
2) The performance of the step transform subarray technique is a function of the subarray overlap factor.
3) Range migration compensation without interpolation is not a recommended procedure.
4) Adequate interpolation can be achieved with a four, three, and possibly a two point interpolator.
5) Very little range spreading is observed with any processing algorithm, although some skewing of the resolution cell can occur in the subarray process.
6) The integrated sidelobe levels are comparable with either the subarray or FFT convolver approaches.
7) The mainlobe width (resolution cell) is determined by the weighting function as long as interpolation is employed.

Algorithms
1) The FFT convolver algorithm offers a high degree of programmability with moderate hardware complexity.
2) Time domain approaches, while providing some good control features, require by far the most computations which translate directly to hardware size and cost.
3) Subarray processing offers a minimum hardware approach, but its control system complexity outweighs the hardware reduction for a highly programmable, laboratory based system.

4) The subarray technique may be most appropriate for a dedicated, onboard processor where size, weight, and power requirements predominate.

Architecture
1) Parallel architecture offers the desired system characteristics of modularity, modular implementation, modular growth, high reliability, maintainability, programmability, and accommodation to new technology.

2) Pipeline architectures minimize hardware, but are difficult to make reliable and do not lend themselves to modular implementation and growth.

3) Current government and industry advanced signal processor developments are not ready for immediate use in a real SAK processor.

Integrated Circuit Technology
1) VLSI, VHSIC technology trends will have a profound impact on signal processor implementations such as the ADSP in the 1985 time frame.

2) Between 1981 and 1985 a continuing array of improved integrated circuits will become commercially available including: 256K dynamic RAMs, 8Kx8 static RAMs, 64K PROMs, FFT chips, and advanced microcomputers.

3) These developments will make on board processors realizable with modest size and power.
4.0 NEW TECHNIQUES

A modular parallel SAR signal processing design was conceived and designed which meets the severe performance requirements of the ADSP. The system, described in Section 2.5, is capable of being programmed to cover a wide, continuous range of SAR parameters by virtue of its use of the FFT convolver algorithm. The algorithm has been implemented in a parallel architecture which allows incremental implementation and growth, high reliability, programmability, maintainability, and low cost. The design is adaptable to subsequent advanced technology infusion.
REFERENCES

1. W. E. Arens, "DMSP Azimuth Correlator Implementation Architecture", JPL Interoffice Memorandum 3626-77-017, 12 July 1977


13. C. Caraiscos and B. Liu, "Two Dimensional FFT Using Simultaneous Mixed Decimation", manuscript in preparation


22. C. Wu, "Electronic SAR Processors for Space Missions", Synthetic Aperture Radar Technology Conference, New Mexico State University, Las Cruces, N.M., March 1978
APPENDIX - PERFORMANCE SIMULATION PROGRAMS

PART I - SAR SIGNAL GENERATION

ORIGINAL PAGE IS
OF POOR QUALITY

PROGRAM TO GENERATE THE RANGE WALK AND
THE PHASE HISTORY OF A TARGET IN A
SAR TYPE ENVIRONMENT

VIRTUAL AI(4096), AQ(4096)
VIRTUAL TEMPA(2048), TEMPB(2048), RANGE(4096)
COMMON /Iスタ/A(30)

CALL INSTR
CALL INSTRA
CALL MAP(AI, AQ, TEMPA, TEMPB, RANGE, LNM)
CALL OUP(TEMPS, TEMPS, RANGE)
CALL MTH(2, AQ, TEMPA, TEMPB, RANGE, LNM)
END
ORIGINAL PAGE 13
OF POOR QUALITY

INSTRUCTION SET FOR THE SAR

C IS THE SPEED OF LIGHT = 3 x 10^8 (M/SEC)
P = 4 x 10^13 (M/SEC)

A(1) TRANSMITTED FREQUENCY (MHZ) FT
A(2) WAVELENGTH OF FT (M) C/FT L
A(3) VELOCITY OF SPACECRAFT (KM/SEC) V
A(4) RANGE TO TARGET (KM) R
A(5) SAMPLING RATE (MHZ) FS
A(6) PRF (MHZ)
A(7) NO. OF PULSES TRANSMITTED N
A(8) BANDWIDTH OF A RANGE CELL (MHZ) BW
A(9) RATIO OF FS/BW
A(10) TOTAL TIME OF FLIGHT (SEC) N/PRF
A(11) CONSTANT FOR THE RANGE WALK CRM
   v = v2/(v2 + R) (M)
A(12) RANGE RESOLUTION RR
   C/(2*v0) (M)
A(13) CONSTANT FOR THE RANGE AMPLITUDE FUNCTION
   PI/RATIO
A(14) CONSTANT FOR THE PHASE CORRECTION
   CR = (1/SEC)*2 )
A(15) HAMPING WEIGHTING ACROSS THE ANTENNA WINDOW
   YES = 1 NO = 0
A(16) NO. OF RANGE CELLS LOOKED AT
A(17) RANGE WALK YES = 0 NO = 1
A(18) BANDWIDTH OF THE SYSTEM (MHZ)
A(19) RANGE CELL THAT TARGET IS IN
A(20) NO. OF SAMPLES PER DOPPLER FILTER
A(21) RANGE CORRECTION OPTION
   0 NO CORRECTION
   1 HU SCHEME
   2 PHRENCH
   3 STEP TRANSFORM
A(22) RATIO OF THE SAMPLING RATE TO THE LFM RATE
A(23) LINEAR RANGE WALK
   NO = 0 YES = MAX AMOUNT
A(24) MAXIMUM AMOUNT OF RANGE WALK
A(25) TYPE OF INTERPOLATION FOR PHRENCH SCHEME
   1 IS 2 PT
   2 IS 3 PT
   3 IS 4 PT
A(30) TEMPOARY STORAGE USED FOR THE DYNAMIC RANGE

SUBROUTINE INSTR

***************

A2
COMMON /INSTN/A(1)

CALL ASSIGN(6,"TT1")
CALL ASSIGN(5,"LPI")
CALL ASSIGN(2,"SAGH, SNC",0,"SCR",2)

DISK FILE FOR THE FFT RAW DATA

WRITE(6,9)
FORMAT(" NAME OF THE DISK FILE /")
CALL ASSIGN(1,"DUMMY",-1,"NEW",2)

ASK THE QUESTIONS

WRITE(6,10)
FORMAT(" TRANSMITTED FREQUENCY ( MHz ) /")
A(1)=1250.
READ(6,11) A(1)

INPUT WAVELENGTH C/A(1)

A(2)=S.E+2/A(1)

WRITE(6,20)
FORMAT(" VELOCITY OF THE SPACECRAFT ( KM/SEC ) /")
A(3)=4.93
READ(6,11) A(3)

WRITE(6,30)
FORMAT(" RANGE TO THE TARGET ( KM ) /")
A(4)=950.
READ(6,11) A(4)

WRITE(6,40)
FORMAT(" SAMPLING RATE IN THE RANGE DIRECTION ( MHZ ) /")
A(5)=22
READ(6,11) A(5)

WRITE(6,50)
FORMAT(" PHR OF BEAMS ( KM ) /")
A(6)=1.6
READ(6,11) A(6)

WRITE(6,60)
FORMAT(" TOTAL NO. OF BEAMS LAYED DOWN /")
A(7)=8.9
READ(6,11) A(7)
WHITE(6,90)
FORMAT(" HAMMING WEIGHTING ACROSS ANTENNA WINDOW "/
1
YES = 1 NO = 0 "/)
A(15)=i
READ(6,11) A(15)

WHITE(6,90)
FORMAT(" NO. OF RANGE CELLS LOOKED AT PER BEAM "/
1
YES = 0 NO = 1 "/)
A(16)=2
A(10)=i
READ(6,11) A(16)

WHITE(6,95)
FORMAT(" DO YOU WANT RANGE WALK "/
1
YES = 0 NO = 1 "/)
A(17)=i
READ(6,11) A(17)
WHITE(6,47)

WRITE(6,99)
FORMAT(" BANDWIDTH OF THE SYSTEM ( MHZ ) "/
1
YES = 1 NO = 0 "/)
A(18)=i
READ(6,11) A(18)

WHITE(6,98)
FORMAT(" LOCATION OF THE TARGET WHICH RANGE CELL "/
1
YES = 0 NO = 1 "/)
A(19)=i
READ(6,11) A(19)

WRITE(6,99)
FORMAT(" RANGE CORRECTION OPTION "/
1
NONE = 0 LINE = 1 CANO = 2 STEP = 3 "/)
A(21)=i
A(21)=i
READ(6,11) A(21)

IF(A(21).LE.2) GOTO 110
WRITE(6,106)

102 FORMAT(" TYPE OF INTERPOLATION 2 OR 4 "/)
READ(4,11) A(27)
CONTINUE

RATIO OF THE SAMPLING RATE TO THE RANGE CELL BANDWIDTH
A(9)=A(9)/A(8)

TOTAL TIME OF THE FLIGHT ( SECS )

A4
A(10) = A(7) * 1.2 + 3/A(6)

CONSTANT FOR THE RANGE WALK
M/SEC = 2

A(11) = A(3) * A(5) / (2 * A(4))
A(11) = A(11) + 1.E+3

RANGE RESOLUTION ASSUMING SMALL ANGLE OF INCIDENCE

A(12) = 3.E+2 / (2 * A(18))

CONSTANT FOR THE AMPLITUDE WEIGHTED FUNCTION

PI = A(4) * ATAN(1.)
A(13) = PI / A(9)

CONSTANT FOR THE PHASE CONNECTION

A(14) = 0. * PI * A(11) / A(2)
A(25) = 0.

WRITE(5, 1050)
FORMAT("LINEAR RANGE WALK NO = 0 YES = MAX AMOUNT")
READ(5, 11) A(25)

RETURN
END
ORIGINAL PAGE IS OF POOR QUALITY

SAMPLE FOR

***************
SUBROUTINE INSTRA
***************

COMMON /INSTRA/A(1)

WRITE(5,1000) (A(I),I=1,7)
1000 FORMAT(" THRESHOLDED FREQUENCY ( MZ )",1PE15.8/>
1  " WAVELENGTH ( M )",1PE15.8/>
2  " VELOCITY OF THE SPACECRAFT ( KM/SEC )",1PE15.8/>
3  " RANGE TO THE TARGET ( KM )",1PE15.8/>
4  " SAMPLING RATE IN RANGE ( MHZ )",1PE15.8/>
5  " PMF IN AZIMUTH ( KMZ )",1PE15.8/>
6  " NO. OF PULSES LAYED DOWN ",F7.1/>

WRITE(5,1010) (A(I),I=8,19)
1010 FORMAT(" RATIO OF THE SAMPLING RATE IN RANGE TO BANDWIDTH OF A ",
1  " CELL",1PE15.8/>
2  " TOTAL TIME OF LOOK ( SEC )",1PE15.8/>
3  " RANGE WALK CONSTANT ( M/SEC**2 )",1PE15.8/>
4  " RANGE RESOLUTION ( M )",1PE15.8/>
5  " CONSTANT FOR AMPLITUDE FUNCTION",1PE15.8, " ( P1/RATIO ) "/
6  " CONSTANT FOR QUADRATIC PHASE",1PE15.8, " ( SEC**(-2) ) "/

WRITE(5,1020) (A(I),I=15,19)
1020 FORMAT(" HAMMING WEIGHTING ACROSS ANTENNA APERTURE ",
1  " YES = 1 NO = 0 ",F5.1/>
2  " NO. OF RANGE CELLS TO PROCESS ",F5.1/>
3  " RANGE WALK YES = 2 NO = 1 ",F5.1/>
4  " BANDWIDTH OF THE SYSTEM ( MHZ )",1PE15.8/>
5  " LOCATION OF TARGET RANGE CELL NO.",1PE15.8//)

DELFLM=2,A(3)=2*A(14)/(A(2)*A(4))
DP=A(6)/A(7)
UPD=DELFLM/DP
A(2)=DP/4.
A(2)=A(6)/DELFLM

WRITE(5,1030) DELFLM,A(6),DP,A(24),A(22)
1030 FORMAT(" FREQUENCY ACROSS WINDOW ( MHZ ) ",
1  " SAMPLING RATE ( MHZ ) ",
2  " NO. OF MHZ PER FFT CELL ",1PE15.8, 
3  " NO. OF CELLS PER DOPPLE FILTER ",1PE15.8/
4  " RATIO OF SAMPLING RATE TO LFM RATE ",1PE15.8//)
SUBROUTINE MAP(AI, AG, TEMPi, TEMPO, RANGER, LHN)

VIRTUAL AI(1), RANGER(1), AG(1)
VIRTUAL TEMPi(1), TEMPO(1)
COMMUN INSTR/A(1)

TIME=AI(10)/2,
TSTEP=1,E=3/A(6)
TFINAL=TIME

WHITE(6, formatter) TIME,TSTEP,TFINAL
FORMAT(15 HEG '1PE15.8" STEP '1PE15.8" ENO '1PE15.8"
CUNW=A(11)
DELTA=A(9)
GDELTA=DELTAR/2,
CONSRA=A(12)
CONSRA=A(13)
CONSRA=A(14)

NPULSE=A(7)
INANGE=A(15)
I=ALKF=A(17)
OFFST=A(19)
HDEP=A(21)

ILINK=A(25)
IF (ILINK,NE,0) CONL=-2,A(25)/(A(7)*TSTEP)

CONTINUE

COMPUTE THE AMOUNT OF RANGE WALK

TSO TIME=TIME
RANGE=
IF (I=ALKF,NE,1) GOTO 5
=ALK=CONS=TSO
RANGE=ALK/CONS
S CONTINUE
IF (ILINR.EQ.0) HALNLK=HALNLK * CONL * TIME

FIND THE PHASE

PHASE=TSQ*CONS
IN=IN + 1
AI(IN)=PHASE
AQ(IN)=HALNLK
TIME=TIME + TSTEP
IF (HALNLK.NPULSE) GOTO 1

FIND THE MIN AND MAX RANGE WALK

XMAX=AG(1)
XMIN=AG(1)
LMAX=1
LMIN=1

DO 9 I=2,NPULSE

IF (AG(I).LT,XMAX) GOTO 2
XMAX=AG(I)
LMAX=1
2 IF (AG(I).GT,XMIN) GOTO 4
XMIN=AG(I)
LMIN=1

CONTINUE

NORMALIZE THE MAP TO THE MIN/MAX OF THE RANGE WALK

IRANGE=IRANGE
LMN=1
IF (XMAX.EQ.0.1) GOTO 9
XMAX=IFIX(XMAX)
IF (XMAX.NE.XMAX) XMAX=XMAX + 1,
IRANGE=IRANGE + IFIX(XMAX)
IF (XMIN.EQ.0.1) GOTO 8
XMIN=IFIX(XMIN)
IF (XMIN.NE.XMIN) XMIN=XMIN + 1,
IRANGE=IRANGE + XMIN
LMN=XMIN + 1,
8 IF (I=OPT,EQ,1) GOTO 9
IRANGE=IRANGE + 2
LMN=LMN + 1
9 CONTINUE

WRITE(*,0080) LMIN,XMIN,LMAX,XMAX,LMN,IRANGE,IRANGE
0080 FORMAT(* RANGE INFORMATION */ MIN *,16,IX,1PE15,0/
1 * MAX *,16,IX,1PE15,8/* OFFSET *,16/
2 * NO. WANTED *,16/* NO PROCESSED *,16/)

COMPUTE THE SIGNAL FOR EACH BEAM POSITION
AS A FUNCTION OF RANGE

L=1

CONTINUE

IW=1
II=LMN
PHASE=I(L)
CS=COS(PHASE)
SS=SIN(PHASE)
RAN@L=AO(L)

CONTINUE

TEMP[I(IW)]=9,
TEMPO(IW)=9,
IF(IW.OT.NRANGE) GOTO 20

X=IHW = IOFFST
XX=IHW = RANHLK
CALL S I N(X1,XXHW,CON3X)
XXHW = XXHW + DELTA
CALL S I N(X2,XXHW,CON3X)
Y=IHW = DELT2
CALL S I N(Y3,XXHW,CON3X)

DO=V1 + 0.426*(V2 + V3)
TEMP(IW)=DO+CS
TEMPO(IW)=DO+SS

IHW = IHW + 1
II=IHW + 1
GOTO 12

CONTINUE

WRITE(2) (TEMP(J),J=1,NRANGE),(TEMPO(J),J=1,NRANGE)

L=1
IF(L.LENPULSE) GOTO 10

CONTINUE

REARRANGE THE RANGE

LNPULSE/2
DO 110 J=1,NPULSE
L=1
IF(L.GTNPULSE) L=1
TEMP=AO(J)
RANGE(L)=TEMP

CONTINUE

A(JP)NRANGE
C
SUBROUTINE SINX(V,X,CONST)
C
V=1.
OD=CONST*X
DAMS=SAMS(0)
IF(DAMS.GT.1.E-6) V=SIN(OD)/OD
RETURN
END
SUBROUTINE OUTP(AI, AQ, RANGE)

VIRTUAL AI(50), AQ(50), RANGE(1)
REAL IA(20)
COMMON /INSTR/A(1)

WRITE(*,10)
10 FORMAT("PLOT OUT THE TIME RESPONSE YES = 0 NO = 1 /")
READ(*,11) XMAX
11 FORMAT(P10,0)

IF(XMAX. NE. 8.) GOTO 10000

DO 12 I=1,20
12 IA(I)=100000.

READ(2) NPULSE, NRANGE

FIND THE MAXIMUM KEEP THE AZIMUTH AND RANGE BIN

XMAX=0.
DO 140 J=1,NPULSE

READ(2) (AI(I), I=1,NRANGE), (AQ(I), I=1,NRANGE)

UO 50 I=1,NRANGE

AI(I)=AI(I)**2 + AQ(I)**2
IF(AI(I), LT, XMAX) GOTO 50
XMAX=AI(I)
J=J
I=I

CONTINUE

CONTINUE

SCALE ALL THE POINTS TO MAX PUT IN LOG SCALE

A12
OR I`N A L PAGES  
OF POOR QUALITY

```
      NNAN=NRANGE
      IF (NNAN,GT,20) NNAN=20

      WRITE(5,500) KI,KJ,XMAX,(I,I=1,NNAN)
      FORMAT(//" RANGE ",I4,1X, " AZIMUTH ",I4,1X,
             1 " OF MAXIMUM VALUE ( 00 REFERENCE ) ",1PE15.6/, 
             2 5X,20(2X,I2,2X),1X, " WALK ")

      RE WIND 2

      JJ=NPULSE/2

      DO 200 J=1,NNPULSE
      READ(2) (AI(I),I=1,NNRANGE),(AQ(I),I=1,NNRANGE)
      DO 190 I=1,NNRANGE
      IA(I)=100000.
      DO 190 (AI(I)=2*AQ(I)+2)/XMAX
      IF (OO,GT,0.) IA(I)=10.*ALOG10(OO)
      CONTINUE
      IF (JJ,GT,NPULSE) JJ=1
      WRITE(5,1000) J,(IA(I),I=1,20),RANGE(JJ)
      CONTINUE
      DO 190 I=1,NNRANGE
      CONTINUE
      CONTINUE
      RETURN
END
```

A13
**WRITE OUT A FILE IN THE FOLLOWING FORMAT**

**RECORD #1**
- **INITIAL CONFIGURATION** (20 REAL ELEMENTS)
- **RECORDS #2** TO # RANGE CELLS + 1
- **I COMPONENT ARRAY OF FFT AND Q COMPONENT ARRAY OF FFT**
  (FOR THE FFT TRANSFORM IT IS NON FFT DATA)
  **EACH ARRAY IS OF LENGTH # OF BEAM POSITIONS REAL ARRAYS**
  **IF # OF BEAMS IS NOT A POWER OF 2 THEN THE LENGTH**
  **OF THE ARRAYS IS NEXT HIGHEST POWER OF 2**

**RECORD # RANGE CELLS + 2**
- **RANGE WALK FOR EACH BEAM POSITION**

**SUBROUTINE FFT(AI,AQ,XXI,XXO,RANGER,LMN)**

**VIRTUAL XXI(50,0),XXY(50,0)**
**VIRTUAL RANGER(1),AI(1),AQ(1)**
**REAL XI(50),XM(50)**
**COMMON/INSTR/A(10)**

**BRING IN EACH RANGE ROW TO MAKE UP**
**THE AZIMUTH ARRAY**

- **NPULSA(7)**
- **IWLKSA(17)**
- **IWINUSA(15)**
- **NRANGESA(16)**
- **ISCHMSA(21)**
- **INTPSA(27)**
- **IANGESA(30)**
- **RATIOLA(22)**
- **XMAXSA(26)**
- **XNP=FLOAT(NPULSA/2)/RATIO**
- **JNP=JNP + 0.5**

**FORMAT(’JNP ’,16,’NPULSA ’,16,’XNP ’,1PE15.8,’RATIO ’,1PE15.8)**

**CONST=(2)**
**FSTEP=1.E-3**

**FORMAT(’COST ’,1PE15.8,’FSTEP ’,1PE15.8)**
WRITE OUT THE CONFIGURATION

WRITE(1) A
WRITE(1, 8080) NPULSE, IRANGE, A(1)
WRITE(1, 8080) FORMAT(1X, 1X, 1X, 1P15.8)

PUT THE RANGE WALK AMOUNT IN TO FILE FOR THE STEP

IF(ISCHM,EU) WRITE(1) (RANGER(I), I=1, NPULSE)

DO 100 J=1, IRANGE
  REWIND 2
  DO 50 J=1, NPULSE
    READ(2) (XI(K), K=1, IRANGE), (XQ(K), K=1, IRANGE)
    AI(J)=XI(I)
    AQ(J)=XQ(I)
  50 CONTINUE

50 CONTINUE

WINDOW THE DATA

IF(I=INONE, 1) GOTO 99
  XX=0, 000199
  XNN=NPULSE/2
  DO 52 J=1, NPULSE
    XX=XNN*XX
    IF(ABS(XX, GT, 0, 0001) VAL=(SIN(XX)*XX)**2
    AI(J)=AI(J)*VAL
    AQ(J)=AQ(J)*VAL
    XNN=XNN+1
  52 CONTINUE

52 CONTINUE

CONTINUE

COMPUTE THE FFT OF THE RANGE CELL

IF(ISCHM,NE, 3) CALL FFTV(NPULSE, AI, AQ)

WRITE OUT THE ARRAYS TO THE FILE

WRITE(1) (AI(J), J=1, NPULSE), (AQ(J), J=1, NPULSE)
WRITE(6, 0080) NPULS3, 1

A15
CONTINUE

FIND THE RANGE WALK FOR EACH ANGLE TAG IT

IF(ISCHM.EQ.0) GOTO 10000
IF(ISCHM.EQ.1) GOTO 10001

REWINO 2
NPP*NPULES/2 + 1
NPASS=NO
NPP*NPULES/NPAS
NOVEN*NPULES = NPP*NPAS
ISTART=1
IF(NPP.LT.1) GOTO 130
NPP*NPULS + 1
NPP*NPP + 1
ISTR=LMIN + 2
ISTRNISTR + N RANGE = 1
RANGE = RANGE + 1

DO 120 J=1,NPP

REWINO 1
READ(1)

DO 106 K=1,IRANGE

IST=ISTART
READ(1) (AI(L),L=1,NPULS),(AI(L),L=1,NPULS)

DO 105 LL=1,NPASS

XXI(K,LL)*AI(I18)
XXO(K,LL)*AI(I19)
IST=IST+1

CONTINUE

CONTINUE

CORRECT THE ARRAY IN RANGE

DO 110 K=1,NPASS

JJ=ISTART

WALK=0.
IF(IWALK.EQ.1) GOTO 103
IF(JJ.GT.NM) JJ=NPP2 = JJ
VALUE=(FLOAT(JJ - 1)*FSTEP)**2*CONST
WALK=VALUE

103 IF(ILIMH.EQ.0) GOTO 104
IF(ISTART.GT.NP) JJ = ISTART - NPULS
VALUE*CONL*FLOAT(JJ - 1)
WALK=WALK + VAL2

CONTINUE

IF(ISCHN.EQ.2) GOTO 100
I = I + 0.5
IF (I .LE. LT, 0) I = I + 1
I = I + 1
IF (I .GT. 0) GOTO 1066
I = 1
I = I + 1
GOTO 107
1066 IF (I .LE. IHANG) GOTO 107
I = IHANG
I = I + 1
WRITE (2) (XXI(LL,K), LL = IS, IE), (XXQ(LL,K), LL = IS, IE)
WRITE (6, 6060) (XQ(LL,K), LL = 1, IHANG)
6060 FORMAT (2(IXI(I), P), 2(I, 3))
GOTO 109
108 CONTINUE
CALL CANO (XX1, XXQ, WALK, IHANG, LL, INTP, ISTM, IHANG)
C WRITE (2) (XXI(LL,K), LL = 1, IHANG), (XXQ(LL,K), LL = 1, IHANG)
C 109 CONTINUE
C WRITE (6, 6019) ISTM, JJ, VALUE, VAL2, WALK, IS, IE
6019 FORMAT (2(I, 14), 3(1X, 1PE15.8), 2(1X, 14))
C ISTM = ISTM + 1
C CONTINUE
C
C IF (NOVER .LE. 0) GOTO 139
C NP = 1
NP = NP .AND. NOVER
NOVER = 0
GOTO 119
C
C 139 CONTINUE
C
C REWIND 1
CO10 CONTINUE
C
C DO 140 K = 1, NRANGE
C REWIND 2
C DO 131 J = 1, NPULSE
C READ (2) (XI(L), L = 1, NRANGE), (XQ(L), L = 1, NRANGE)
C (AI(J), J = 1, NRANGE), (AQ(J), J = 1, NRANGE)
C 131 CONTINUE
C WRITE (1) (AI(L), L = 1, NPULSE), (AQ(L), L = 1, NPULSE)
C
C 140 CONTINUE
C 1000 CONTINUE
C WRITE (6, 6081) NPULSE
C 6081 FORMAT (" LAST ONE ", I0, /*)
C CALL CLOSE (1)
C RETURN
SUBROUTINE CANO(AI, AG, RH, N, K, INTP, IRANGE)
VIRTUAL AI(50, 40), AG(50, 40)

IRWHW
DELTA*RH = FLUAT(IRWH)

J = ISTR + IRWH
IF (INTP.EQ.0) J = 1
IF (INTP.EQ.3) J = 2
IF (DELTA.LT.0.) J = 1
IF (DELTA.LT.0.) DELTA = 1. + DELTA
IF (J.LT.1) J = 1
IRANGE = RANGE = N
WRITE(5, 5050) K, J, ISTR, IRWH
WRITE(5, 5055) (JK, AI(JK, K), JK = 1, IRANGE)
5050 FORMAT(5(I5, 1X), 1PE15.6)
5055 FORMAT(15, 1X, 1PE15.6, 1X, 15, 1X, 1PE15.6, 1X, 15, 1X, 1PE15.6)
IF (INTP.EQ.2) GOTO 100
IF (INTP.EQ.3) GOTO 300
IRANGE = IRANG = 2
IF (J.GT.1) IRANG = 0
DELTA = DELTA = DELTA
DELTA = DELTA = DELTA

AM1 = DELTA*(DELTA2 = 3, DELTA + 2) / 6.
AM2 = DELTA*(DELTA2 = 3, DELTA + 2, J) / 2.
AM3 = DELTA*(DELTA2 = DELTA2 = 0, DELTA2 = 2)/2.
AM4 = DELTA*(DELTA2 = 1, J) / 6.

CONTINUE

VALUEI = AM1*AI(J, K) + AM2*AI(J+1, K) + AM3*AI(J+2, K) + AM4*AI(J+3, K)
VALUEG = AM1*AG(J, K) + AM2*AG(J+1, K) + AM3*AG(J+2, K) + AM4*AG(J+3, K)

AI(L, K) = VALUEI
AG(L, K) = VALUEG

J = J + 1
L = L + 1
IF (L.LE.N) GOTO 1

ALL DONE

GOTO 10000

100 CONTINUE

DELTA*1 = DELTA
IF (J.GT.IRANG) J = IRANG

101 CONTINUE

VALUEI = DELTA*AI(J, K) + DELTA*AI(J+1, K)
VALUEG = DELTA*AG(J, K) + DELTA*AG(J+1, K)

A18
SUBROUTINE PFTV(NUM,N,T)

VIRTUAL X(I) = Y(I)

IF NOT A POWER OF TWO PAO TO NEXT HIGHEST
WITH ZEROS

IF(ITEMP.LT.1) GOTO 10
ITEMP = TEMP/2
GOTO 10

CONTINUE

BEGIN

A19
C
\textsuperscript{N}\cdot2\cdot\textsuperscript{N}\cdot\textsuperscript{P}W
\text{tp}(N,\text{GE},\text{NUM}_{\text{DR}}) \quad \text{GOTO} \quad 13
\text{N}\cdot\text{N}\cdot\text{N}_{\text{PCMsN}_{\text{2POW}}}
\begin{align*}
\text{DO} & \quad 13 \quad \text{LM} = \text{N}_{\text{lf}} \text{N}\n\text{C} & \quad \%T(LM) \quad \text{e}(O, \text{YT}(LM) \text{e}0/9
\text{C} & \quad 19 \quad \text{CONTINUE}
\text{C} & \quad \text{C}
\\text{MsN}_{\text{2POW}} \quad \text{DO} \quad 600 \quad \text{L}_{0} = \text{10}
\text{LM} = \text{2} \cdot \text{**(M-LO)}
\text{L}_{1} = \text{xed} \cdot \text{LMx}
\text{SGL} = \text{b.203jd}5/\text{LOAT}(L_{1X})
\text{N} \cdot \text{dN} = \text{LM} \cdot \text{S} \cdot \text{L}_{\text{Mx}}
\text{G} \cdot \text{COS(\text{ARG})}
\text{G} \cdot \text{SIN(\text{ARG})}
\text{DO} \quad \text{ed} = \text{0} \quad \text{L}_{\text{IsL}_{\text{IX}}#} \text{N} \cdot \text{L}_{\text{IXwL}_{\text{1X}}} \quad \text{J}_{\text{lsL}_{\text{lwL}_{\text{1X}}}} \quad \text{LM} \quad \text{J}_{\text{2eJ}_{\text{l}} \cdot \text{LMx}}
\text{T}_{\text{1sxT(J1)} \cdot \text{T}_{\text{J1rT(J2)}}
\%T(J1) \cdot \text{e}(\text{T}_{\text{J1}})#\text{XT(J2)}
\text{YT(J1)} \cdot \text{e}(\text{T}_{\text{J1}})#\text{YT(J2)}
\text{IT(J2) = C} \cdot \text{T}_{\text{1}} \cdot \text{S} \cdot \text{T}_{\text{2}}
\text{VT(J2) = C} \cdot \text{T}_{\text{2}} \cdot \text{S} \cdot \text{T}_{\text{1}}
\text{600} \quad \text{CONTINUE}
\text{NV}2 = \text{N}_{/2}
\text{j} \cdot \text{et}
\text{OUT} \quad 635 \quad 191#NMI
\quad \text{IF}(I, \text{GE}, J) \quad \text{GOTO} \quad 631
\text{T} \cdot \text{axT(J)}
\text{T} \cdot \text{rT(J)}
\text{xT(J)zxT(I)}
\%T(J) \text{QYT(I)}
\text{YT(I) \text{S}f2}
\text{631}
\text{AUNV2}
\text{620}
\text{CONTINUE}
\quad \text{IF-} \cdot (K, \text{GE}, * J) \quad \text{GOTO} \quad 633
\text{J}_{\text{eJ}_{\text{K}}} \cdot \text{K} \cdot \text{K} / 2
\quad \text{GOTO} \quad 620
\text{635}
\text{J}_{\text{aJ}_{\text{K}}} \cdot \text{KN}_{\text{NUMR}}
\text{R}_{\text{TRU}}
\text{EN}}
VIRTUAL VERSION
WINDOWING FUNCTION

ARGUMENTS

ARRAY IS THE ARRAY TO BE WINDOWED FIRST LOCATION
ISTART IS THE FIRST ELEMENT OF THE ARRAY TO BE WINDOWED
NUMBR IS THE NUMBER OF ELEMENTS TO BE WINDOWED STARTING AT ARUVE
IOPT IS TYPE OF WINDOW

0 NO WINDOWING (RECT FUNCTION )
1 HAMMING WINDOW
2 BARTLETT WINDOW (TRIANGLE)
3 HAMMING WINDOW
4 BLACKMAN WINDOW

SUBROUTINE WINOUV(ARRAY,ISTART,NUMBR,IOPT)

VIRTUAL ARRAY(1)

IF(IOPT.EQ.0) GOTO 1000
IX=NUMBR - 1
ISTART
IF(IOPT.EQ.2) GOTO 200

PI=ATAN(1.)
PI2=2.*PI
PHASE=12.*IX
IF(IOPT.EQ.4) GOTO 100

C1=0.5
C2=0.5
IF(IOPT.EQ.3) GOTO 10

C1=0.58
C2=0.46
CONTINUE

00 20 I=1,NUMBR

INX=1
W0=C1 - C2-COS(PHASE*IX)
ARRAY(ISTAT)*W0*ARRAY(ISTAT)
ISTAT = ISTAT + 1

CONTINUE

GOTO 10000

CONTINUE

PHASE2 = PHASE + 2.

DO 120 I = 1, NUMBR

XN = I - 1

W0 = W2 = 0.50 * COS(PHASE + XN) + 0.08 * COS(PHASE2 + XN)

ARRAY(ISTAT) = W0 * ARRAY(ISTAT)

ISTAT = ISTAT + 1

CONTINUE

GOTO 10000

NUMBR IS THE NUMBER OF ELEMENTS IN THE WINDOW STARTING FROM THE FIRST ADDRESS OF ARRAY

CONTINUE

IUP = NUMBR / 2

DO 210 I = 1, IUP

W0 = FLOAT(2 * (I - 1)) / XN

ARRAY(ISTAT) = W0 * ARRAY(ISTAT)

ISTAT = ISTAT + 1

CONTINUE

IUP = IUP + 1

DO 220 I = IUP, NUMBR

W0 = 2.0 - FLOAT(2 * (I - 1)) / XN

ARRAY(ISTAT) = W0 * ARRAY(ISTAT)

ISTAT = ISTAT + 1

CONTINUE

GOTO 10000

CONTINUE

RETURN
PART II - FFT CONVOLVER AZIMUTH CORRELATOR

C PROGRAM TO PROCESS THE SAR DATA FROM SARG PROGRAM

VIRTUAL ASI(4096), ASC(4096)
VIRTUAL FI(4244), FI(4096)
COMMON /INSTR/A(30)
COMMON /TEMP/AZ(10)

CALL "INT"  
CALL GEN(FI,FO)

DO 1 I=1,4
CALL UOPPLR(FI,FO,I)
CALL SIGNAL(ASI,ASQ,FI,FO,I)
CALL OUTPD(FO,FI,ASI,ASQ)

CONTINUE

END
INSTRUCTION SET FOR THE SAR

C IS THE SPEED OF LIGHT = 3, 10^8 ( M/SEC )
P1 = 4 * ATAN(1,)

A(1) TRANSMITTED FREQUENCY ( MHZ ) FT
A(2) WAVELENGTH OF FT ( M ) C/FT
A(3) VELOCITY OF SPACECRAFT ( KM/SEC ) V
A(4) RANGE TO TARGET ( KM ) R
A(5) SAMPLING RATE ( MHZ ) FS
A(6) PHF ( MHZ )
A(7) NO. OF PULSES TRANSMITTED N
A(8) BANDWIDTH OF A RANGE CELL ( MHZ ) BW
A(9) RATIO OF FS/BW
A(10) TOTAL TIME OF FLIGHT ( SEC ) TF/PFS
A(11) CONSTANT FOR THE RANGE WALK CW

A(12) RANGE RESOLUTION RR

A(13) CONSTANT FOR THE RANGE AMPLITUDE FUNCTION PI/RATIO
A(14) CONSTANT FOR THE PHASE CORRECTION

A(15) HAMMING WEIGHTING ACROSS THE ANTENNA WINDOW

A(16) NUMBER OF RANGE CELLS LOOKED AT
A(17) RANGE WALK YES = 1 NO = 2
A(18) BANDWIDTH OF THE SYSTEM ( MHZ )
A(19) LOCATION OF THE TARGET
A(20) NO. OF CELLS FOR EACH DOPPLER FILTER
A(21) RANGE CORRECTION OPTION

A(22) RATIO OF THE SAMPLING RATE TO THE LFM RATE
A(23) LINEAR FM WALK ADDED NO = 0 YES = MAX AMOUNT

A(24) TYPE WINDOW ACROSS FILTER
A(25) STARTING LOCATION IN FREQ OF THE FILTER
A(26) STOPPING LOCATION OF THE MATCHED FILTER

***************
SUBROUTINE INSTR
***************

COMMON /INSTR/A(30)

CALL ASSIGN(5,"FTI")
WRITE(0,1)
FORMAT(" NAME OF LINEPRINTER OUTPUT FILE ", 1)
" 'LP1' 'OKI NAME 'MT01 NAME "/)
CALL ASSIGN5, 'DUMMY', -1)
CALL ASSIGN(5, 'LP1')
WRITE(6, 2)
FORMAT(" NAME OF FILE FOR OUTPUT ( OKI OR MT01 NAME ) "/)
CALL ASSIGN(4, 'OUTP, SCR', 0, 'SCR', 2)
CALL ASSIGN(3, 'OUTP, SCR', 0, 'SCR', 2)

NAME OF DISK FILE TO BE PROCESSED

WRITE(6, 5)
FORMAT(" NAME OF DISK FILE TO BE PROCESSED ")
CALL ASSIGN(1, 'DUMMY', -1)

READ IN THE CONFIGURATION
READ(1, A)

WRITE(5, IB) (A(I)), I=1, 7)
1000 FORMAT(" TRANSMITTED FREQUENCY ( MHZ )", 1PE15.8/
1 'WAVELENGTH ( M )", 1PE15.8/ 2 ' VELOCITY OF THE SPACECRAFT ( KM/SEC )", 1PE15.8/
3 ' RANGE TO THE TARGET ( KM )", 1PE15.8/
4 ' SAMPLING RATE IN RANGE ( MHZ )", 1PE15.8/
5 ' PHF OF THE AZIMUTH ( KM )", 1PE15.8/
6 ' NO. OF PULSES LATED DOWN ", F7.1/

WRITE(5, 1A10) (A(I)), I=8, 14)
1010 FORMAT(" RATIO OF THE SAMPLING RATE IN RANGE TO BANDWIDTH OF A ",
1 'CELL "", 1PE15.8/
2 ' TOTAL TIME OF LOOK ( SEC )", 1PE15.8/
3 ' RANK WALK CONSTANT ( M/SEC">", 1PE15.8/
4 ' RANK RESOLUTION ( M )", 1PE15.8/
5 ' CONSTANT FOR AMPLITUDE FUNCTION ", 1PE15.8, " ( PI/NATIO ) "/
6 ' CONSTANT FOR QUADRATIC PHASE ", 1PE15.8", " (SEC=2) "/

WRITE(5, 1020) (A(I)), I=15, 19)
1020 FORMAT(" HAMMING WEIGHTING ACROSS ANTENNA APERTURE ",
1 'YES = 1 NO = 0 ", F5.1/
2 ' NO. OF RANGE CELLS TO PROCESS "", F5.1/
3 ' RANGE WALK YES = 0 NO = 1 "", F5.1/
4 ' BANDWIDTH OF THE SYSTEM ( MHZ )", 1PE15.8/

QELFMMD, A(3)=A(10)/(A(2)*A(9))
DL=A(6)/A(7)
A(20)=QELFMM/DL
A(20)=A(20)/4.

ABOVE ASSUMES WE HAVE FOUR DOPPLER FILTERS

WRITE(5, 1030) QELFMM, A(6), DL, A(20)
1030 FORMAT(" CHANGE IN FREQUENCY ACROSS WINDOW (KHZ ) ",
1 '1PE15.8", " SAMPLING RATE ( MHZ ) ",

A25
WRITE(5,1440) A(21)
1040 FORMAT(* HINGE CONNECTION FACTOR none = 0, BU = 1, CANAUSIA = 2, *F5.1//)
WRITE(5,1050) A(25)
1050 FORMAT(* LINEAR FM NALK ADDED NO = 0 YES = MAX AMOUNT *F6.2//)
WRITE(5,1155) A(22)
1155 FORMAT(* LOCATION OF THE TARGET *F5.1)
WRITE(6,1060) A(27)
1060 FORMAT(* TYPE OF WINDOW ACROSS MATCHED FILTER */
1 'none = 0 hanning = 1 BANTLETT = 2 HANING = 3 */
2 'BLACKMAN = 4 */
A(27)=1.
READ(6,1061) A(27)
1061 FORMAT(F10.0)
WRITE(5,1062) A(27)
1062 FORMAT(* TYPE OF WINDOW ACROSS MATCHED FILTER */
1 'none = 0 hanning = 1 BANTLETT = 2 HANING = 3 */
2 'BLACKMAN = 4 *F5.2//)
RETURN
END
SUBROUTINE GEN(ASI, ASO)

VIRTUAL ASI(1), ASO(1)
COMMON /INSTR/A(1)

GENERATE OUT THE REFERENCE SIGNAL
FOR MATCHED FILTERING IN THE ANGLE DOMAIN
LINEAR FM WAVE FORM

NPULSE*A(7)
STEP=A(1), C=3/A(6)
TIME=A(10)/2,
TFINAL=TIME
CONST*A(14)

I=1
CONTINUE
IF(I, GT, NPULSE) GOTO 100

TSO=TIME TIME
PHASE=TSO+CONST
X=COS(PHASE)
ASI(I)=XX
Y=SIN(PHASE)
ASO(I)=YY

TIME=TIME + STEP
I=I + 1
GOTO 1

100 CONTINUE

WRITE OUT THE TOTAL WAVE TO A TEMORARY FILE
WRITE(2) (ASI(J), J=1, NPULSE), (ASO(J), J=1, NPULSE)

RETURN
END
SUBROUTINE DUPPLR(FI, FG, ITAG)

VIRTUAL FI(1), FG(1)
COMMON /INSTH/1(1)

NPULSE = A(I)
NUMD = NPULSE/4
I = I MOD (27)

REWIND 2
READ (4) (FI(I), I=1,NPULSE), (FG(I), I=1,NPULSE)

NULL OUT THE TIME HISTORY OF NO INTEREST

KL = 1
I*(ITAG, EQ, 1) GOTO 20

KU = (ITAG = 1)*NUMB
KL = KU + 1
DO 10 K = 1, KU

FI(K) = 0,
FG(K) = 0,

10 CONTINUE

IF (ITAG, EQ, 4) GOTO 50

20 CONTINUE

KU = ITAG*NUMB + 1
DO 25 K = KU, NPULSE

FI(K) = 0,
FG(K) = 0,

25 CONTINUE

50 CONTINUE
IF(IN=5,EO,495)
GOTO 4951

PUT HANNING WEIGHTING ACROSS FILTER

ISTART=KL
CALL WINDOW(F1,ISTART,NUMB,INWINH)
ISTART=KL
CALL WINDOW(F1,ISTART,NUMB,INWINH)

FIN THE SPECTRUM OF THE REFERENCE

4951 CONTINUE
NUMB=NPULSE
CALL FFTV(NUMB,F1,FQ)

CONTINUE

WHITE(A,J9) KKK,KU,KL
789 FORMAT(3(I1,X,15),"DEL UP LOW")

STORE AWAY THE STARTING AND STOPPING LOCATIONS

A(29)=1
A(30)=NUMB

RETURN
END
SUBROUTINE SIGNAL(ASI, ASQ, FI, FG, ITAG)

VIRTUAL ASI(1), ASQ(1)
VIRTUAL FI(1), FG(1)
COMMON /INSTR/A(1)
COMMON /EMP/EMP(1)

NPULSE=I(7)
IRANGE=I(16)
ISTART=A(24)
IEND=A(30)

REWIND 1
READ(1)
REWIND 3

RMAI=0,
IAM=0
ING=0

DO 10 I=1, IRANGE

WRITE(6, 6080) ITAG, I
6080 FORMAT(* SIG DOPP *, I6, * RANGE *, I6)

READ(1) (ASI(J), J=1, NPULSE), (ASQ(J), J=1, NPULSE)

MULTIPLY BY THE REFERENCE SIGNAL SPECTRUM
COMPLEX CONJUGATE THE RESULT FOR A SUBSEQUENT
IFFT

DO 10 J=ISTART, IEND

XXI=ASI(J)*FI(J) + ASQ(J)*FG(J)
XXQ=ASI(J)*FG(J) + ASQ(J)*FI(J)
ASI(J)=XXI
ASQ(J)=XXQ

CONTINUE

NULL OUT THE NON-OVERLAPPING REGION OF THE SPECTRUM
IF(ISTRT.EQ.1) GOTO 20
IS=ISTRT = 1
00 11 J=1,13
C
ASI(J)=0,
ASQ(J)=0.
C
CONTINUE
C
CONTINUE
C
IF(IENO.EQ.NPULSE) GOTO 30
C
I=IENO + 1
C
DO 21 J=IE,NPULSE
C
ASI(J)=0,
ASQ(J)=0.
C
CONTINUE
C
CONTINUE
C
COMPUTE THE IFFT
C
NUMB=NPULSE
CALL FFTV(NUMB,ASI,ASQ)
C
STORE THE MAGNITUDE SQUARED AWAY ON DAT SLOT + 3
C
XMAX=0,
IXM=0
C
DO 40 J=1,NPULSE
C
ASI(J)=ASI(J)**2 + ASQ(J)**2
IF(ASI(J).LT.XMAX) GOTO 40
XMAX=ASI(J)
IXM=J
C
CONTINUE
C
WRITE(3) (ASI(J),J=1,NPULSE)
WRITE(5,I100) I,IXM,XMAX
WRITE(6,1000) I,IXM,XMAX
1000 FORMAT(" RANGE ",16," AZ ",16," VALUE ",1PE15.8)
IF(XMAX.LT.RMAX) GOTO 100
RMAX=XMAX
IAR=I
ING=IXM
C
CONTINUE
C
TP(1)=NPULSE
TP(2)=IAN
TP(3)=ING
TP(4)=RMAX
C
RETURN
END
SUBROUTINE FFTV(NUM, XT, YT)

VIRTUAL XT(1), YT(1)

NUM is the no. of points of good data
IF NOT A POWER OF TWO PAD TO NEXT HIGHEST
WITH ZEROS

INTEGER NUMPOWER, TEMP, NUMPOWER, N, NPOWER, NTEMP

1 IF(TEMP.LE.1) GOTO 10
NPOWER = NPOWER + 1
GOTO 1

10 CONTINUE

IF(N.GE.NUM) GOTO 13
N = 2
NPOWER = NPOWER + 1
NPOWER = NPOWER * NPOWER
GOTO 1

13 CONTINUE

IF(NUM.GE.N) GOTO 20
N = NUM + 1

DO 15 LM = 1, N

XT(LM) = 0
YT(LM) = 0

15 CONTINUE

DO 20 LM = 1, N

L = 2**(M - LM)
LIX = LM
SCL = 2**15 / FLOAT(LIX)
AM = (LM - 1) * SCL
C = COS(ARG)
S = SIN(ARG)
DL = LM
DL = LM
DL = LM
D = LM
D = LM
C = LM
C = LM
19 CONTINUE

M = NPOWER
DO 200 L = 1, M

LX = 2**(M-LX)
LIX = L
SCL = SCL / 2
NUMPOWER = NUMPOWER / 2
N = N - 1
J = 1

200 CONTINUE

NUM = N/2
N = N - 1
J = 1
DU 63d 1*m1,MM1
IP(I,GE,J) GO TO 631
T1=XT(J)
Td=YT(J)
YT(J)@XT(I)
YT(J)=YT(I)
XT(I)=T1
YT(I)=Td
631 KENV2
628 CONTINUE
IP(K,GE,J) GO TO 639
J=J-K
K=K/2
GO TO 628
639 J=J+K
NUMBER
RETURN
END

A33
WINOW, FOR
VIRTUAL VERSION
WINOWING FUNCTION

ARGUMENTS

ARRAY IS THE ARRAY TO BE WINOWED FIRST LOCATION
ISTART IS THE FIRST ELEMENT OF THE ARRAY TO BE WINOWED
NUMOR IS THE NUMBER OF ELEMENTS TO BE WINOWED STARTING AT ABOVE
IOPT IS TYPE OF WINDOW

0 NO WINOWING (RECT FUNCTION )
1 HAMMING WINDOW
2 BARTLETT WINDOW (TRIANGLE)
3 HAMMING WINDOW
4 BLACKMAN WINDOW

*****************************
Subroutine Winow(array, istart, numor, iopt)
*****************************

Virtual Array(1)

IF(IOPT.EQ.0) GOTO 10000
N=NUMBER - 1
ISTAT=ISTART
IF(IOPT.EQ.2) GOTO 200

PI=4.*ATAN(1.)
PI2=2.*PI
PHASE=PI2/XN
IF(IOPT.EQ.4) GOTO 100

C1=0.5
C2=0.3
IF(IOPT.EQ.3) GOTO 10

C1=0.4
C2=0.46
CONTINUE

DO 20 I=1, NUMOR

XN=I - 1
W(I)=C1 - C2*COS(PHASE*XN)
A-ARRAY(ISTAT)=D*ARRAY(ISTAT)

20 CONTINUE

A34
END

CONTINUE 16000
GOTO 16000

CONTINUE 220
I = I + 1

CONTINUE 110
DO 230 I=2, I(N)

CONTINUE 100
DO 240 I=1, I(N)

RETURN
PART III - SUBARRAY AZIMUTH PROCESSOR

This program processes the data using the step transform.

VIRTUAL ASI(4096), ASQ(4096)
VIRTUAL FG(4096), FI(4096)
COMMON /INSTR/A(30)
COMMON /STAY/T(128)
COMMON /TEMP/TEMP(10)

CALL INSTR
CONTINUE

IF(TEMP(9) .GT. TEMP(8)) GOTO 10
CALL GEN(FI, FG)
CALL ULRAMP(FI, FG, ASI, ASQ)
CALL CORRCH(FI, FG, ASI, ASQ)
CALL FINE(FI, FG)
CALL OUTP(FI, ASI, ASQ, FG)
TEMP(6) = TEMP(6) + 1
TEMP(9) = TEMP(9) + TEMP(10)
GOTO 10
CONTINUE

AVE = TEMP(7) / TEMP(6)
WRITE(6, 1000) TEMP(6), TEMP(7), AVE
WRITE(5, 1000) TEMP(6), TEMP(7), AVE

1000 FORMAT(/" NO. ",F5.0," SUM ",IPE15.8/
      1 " AVE ",IPE15.8/)
INSTRUCTION SET FOR THE SAR

C IS THE SPEED OF LIGHT = 3, E + 8 ( M/SEC )
PI = 4, *atan(1.)

***************
COMMON BLOCK INSTR
***************

A(1) TRANSMITTED FREQUENCY ( MHz ) FT
A(2) WAVELENGTH OF FT ( M ) C/FT L
A(3) VELOCITY OF SPACECRAFT ( KM/SEC ) V
A(4) RANGE TO TARGET ( KM ) R
A(5) SAMPLING RATE ( MHz ) FS
A(6) PMF ( KM )
A(7) NO. OF PULSES TRANSMITTED N
A(8) RATIO OF FS/PM
A(9) TOTAL TIME OF FLIGHT ( SEC ) N/PRF
A(11) CONSTANT FOR THE RANGE WALK CHN
V**2/(2*N) ( M )
A(12) RANGE RESOLUTION RM
C/16*FS ( M )
A(13) CONSTANT FOR THE RANGE AMPLITUDE FUNCTION
PI/NATIO
A(14) CONSTANT FOR THE PHASE CORRECTION
4*PHASE/HL ( 1/SEC**2 )
A(15) HANNING WEIGHTING ACROSS THE ANTENNA WINDOW
YES = 1 NO = 0
IF YES OPTION QUESTION TYPE OF WINDOW

A(16) NUMBER OF RANGE CELLS LOOKED AT
A(17) RANGE WALK YES = 2 NO = 1
A(18) BANDWIDTH OF THE SYSTEM ( MHz )
A(19)
A(20) NO. OF CELLS FOR EACH DOPPLER FILTER
A(21) RANGE CORRECTION OPTION
0 NONE
1 HU
2 GAUSSIANS
3 STEP
A(22) RATIO OF THE SAMPLING FREQUENCY TO THE LFM SHEEP FREQ
A(23) CORRECTION OF RANGE WALK 4 PT INTERP = 1 NONE = 2
2 PT INTERPOLATION = 3 3 PT INTER = 4
A(24) STARTING SUBARRAY WHICH LOOK
1 IS FIRST LOOK SUB = 1
2 IS 2ND LOOK SUB = TOTAL/4 + 1

A(25) SIZE OF THE FIRST FFT
A(26) NO. OF POINTS IN THE OVERLAP OF SUBARRAYS
A(27) NO. OF SUBARRAYS FOR THE 2ND FFT
A(28) SIZE OF THE 2ND FFT OF THE FFT
A(29) NO. OF SUBARRAYS CONTAINING DATA

A37
A(30) MAXIMUM NUMBER OF RANGE CELLS PROCESSED DUE TO WALK

***************
COMMON BLOCK TEMP
***************

TEMP(1) STORES THE AU OF FINAL AZIMUTH SAMPLES
TEMP(2) THE LOCATION IN RANGE OF THE MAX
TEMP(3) THE LOCATION IN AZIMUTH OF THE MAX
TEMP(4) THE MAXIMUM VALUE
TEMP(5)
TEMP(6) THE NUMBER OF DIFFERENT STARTING TIMES HAVE GONE
TEMP(7) THE RUNNING AVERAGE OF THE INTEGRAL MAINLOSE TO
THE SLOPE FOR DIFFERENT STARTING TIMES
TEMP(8) THE LAST TIME FOR DIFFERENT STARTING TIMES
TEMP(9) THE RUNNING DELAY FOR DIFFERENT STARTING TIMES
TEMP(13) THE INCREMENT FOR THE DIFFERENT STARTING TIMES

****************
SUBROUTINE INSTR
****************

COMMON /INST/NA(30)
COMMON/TAY/TAYLOR(1)
COMMON /TEM/TEM(1)

CALL ASSIGN(6,'TTI')

WRITE(6,1)
FORMAT(* NAME OF LINEPRINTER OUTPUT FILE */
1 "LP1 ORGNAME HT0: NAME */
CALL ASSIGN(5,'LP1')
CALL ASSIGN(3,'OUTP2.SAM',0,'UNKNOWN',2)
CALL ASSIGN(3,'OUTP3.SAM',0,'UNKNOWN',2)
CALL ASSIGN(4,'OUTP4.SCH',0,'SCH',2)

NAME OF DISK FILE TO BE PROCESSED

WRITE(6,5)
FORMAT(* NAME OF DISK FILE TO BE PROCESSED */
5 CALL ASSIGN(1,'EMPTY',-1)
CALL ASSIGN(1,'ST12.SAR',0)

READ IN THE CONFIGURATION

READ(1) A

A(25)=64
A(26)=32,
A(27)=32
A(28)=128
PI E; y OF POOR QUALITY

WHITE(6,9)
FORMAT(" SIZE OF THE FIRST FFT '/'
REAL(6,7) A(25)
FORMAT(P10.0)
WHITE(6,9)
FORMAT(" NO. OF POINTS OF THE OVERLAP '/'
REAL(6,7) A(35)
WHITE(6,9)
FORMAT(" NO. OF SUBARRAYS USED IN 2ND FFT '/'
REAL(6,7) A(27)
WHITE(6,10)
FORMAT(" NO. OF POINTS IN 2ND FFT '/'
REAL(6,7) A(28)

WHITE(5,1020) (A(I),I=1,7)
1000 FORMAT(" TRANSMITTED FREQUENCY ( MHz )",PE15.8/
  " WAVELENGTH ( M )",PE15.8/
  " VELOCITY OF THE SPACECRAFT ( KM/SEC )",PE15.8/
  " RANGE TO THE TARGET ( KM )",PE15.8/
  " SAMPLING RATE IN RANGE ( MHz )",PE15.8/
  " PHR OF THE AZIMUTH ( KM )",PE15.8/
  " NO. OF PULSES LAYED DOWN '/'
WRITE(5,10)

WHITE(5,1010) (A(I),I=8,14)
1010 FORMAT(" BANDWIDTH OF A RANGE CELL ( MHz )",PE15.8/
  " RATIO OF THE SAMPLING RATE IN RANGE TO BANDWIDTH OF A ",
  " CELL",PE15.8/
  " TOTAL TIME OF LOOK ( SEC )",PE15.8/
  " RANGE WALK CONSTANT ( M/SEC**2 )",PE15.8/
  " RANGE RESOLUTION ( M )",PE15.8/
  " CONSTANT FOR AMPLITUDE FUNCTION",PE15.8/
  " ( PI/RATIO ) '
  " CONSTANT FOR QUADRATIC PHASE",PE15.8/
WRITE(5,1a30)

WHITE(5,1020) (A(I),I=15,18)
1020 FORMAT(" HAMMING WEIGHTING ACROSS ANTENNA APERTURE ",
  " YES = 1 NO = 0 "'PS,1/
  " NO. OF RANGE CELLS TO PROCESS ",PS,1/
  " RANGE WALK YES = 0 NO = 1 "'PS,1/
  " BANDWIDTH OF THE SYSTEM ( MHz )",PE15.8/
WRITE(5,1a30)

DELLFM=2.*A(3)**2*A(10)/(A(2)*A(4))
O=AT(6)/A(7)
A(20)=DELLFM/O
A(22)=A(20)/4.

ABOVE ASSUMES WE HAVE FOUR DOPPLER FILTERS

WHITE(5,1030) DELLFM, A(6), O, A(20)
1030 FORMAT(" CHANGE IN FREQUENCY ACROSS WINDOW ( MHz ) ",
  " PE15.8/
  " SAMPLING RATE ( MHz ) ",
  " NO. OF MHz PER FFT SAMPLE ",PE15.8/
  " NO. OF CELLS PER DOPPLER FILTER ",PE15.8/

A39
WHITE(5,1040) A(21)
1040 FORMAT(" RANGE CORRECTION FACTOR " /,
1 CANADIANS = 2 STEP = 3", *5.1/")

WHITE(5,1060)
1060 FORMAT(" TYPE OF WINDOW ACROSS EACH APERTURE " /,
1 1 = HAMMING 2 = BARTLETT 3 = HANNING " /,
2 4 = BLACKMAN 5 25 00 TAYLOR", ,
3 6-50 00 TAYLOR 7 15 00 TAYLOR", */)

WRITE(SRTBO) Eqel, A(15)
C READ(6,7) A(15)

WHITE(5,1070) A(13)
1070 FORMAT(" TYPE OF WINDOW ACROSS EACH SUBARRAY " /,
1 1 = HAMMING 2 = BARTLETT 3 = HANNING " /,
2 4 = BLACKMAN 5 25 00 TAYLOR", ,
3 6 32 00 TAYLOR 7 15 00 TAYLOR", *5.1/")

WRITE(SRBOJO) A(22)
2000 FORMAT(" RATIO OF SAMPLING FREQ TO LFM RATE " *, *PE15.8/)

WRITE(6,3000) A(22)

WHITE(5,1080) A(23)
1080 FORMAT(" NO. OF COEFFICIENTS IN FIRST FFT " *F6.2/
1 NO. OF POINTS OF OVERLAP OF SUBARRAYS " *F6.2/
2 NUMER OF SUBARRAYS USED IN FIRST FFT " *F6.2/
3 NO. OF POINTS IN THE SECOND FFT " *F6.2")

1090 CONTINUE

WRITE(6,1090)

WHITE(6,1090)
1090 FORMAT(" CORRECTION SCHEME FOR RANGE WALK " /,
1 4 PT INTERP = 1 NUM = 2 " /,
2 2 PT INTERP = 3 3 PT INTER = 0 " /,
3 A(23) = 1, , READ(6,7) A(23)

WHITE(5,1090)
1095 FORMAT(" SUBARRAY STARTING POINT WHICH LOOK " /,
1 A(24) = 1, , READ(6,7) A(24)

WHITE(5,1090) A(23), A(24)
1096 FORMAT(" CORRECTION SCHEME FOR RANGE 1 = 4 PT 2 = NUM " ,
1 5 6 SUBARRAY STARTING POINT " *F5.2/")

CALCULATIONS FOR THE DIFFERENT STARTING TIMES
SLOPE TIME OVER LFM EXPANDED
SLOPE = a(10) / DELFMH

INCREMENT EACH DELAY TIME

SLOPE = PRF / (SIZE UP 1ST FFT + SIZE OF THE 2ND FFT / 2)

THE / 2 IS TO OVEWAMPING PADDING WITH ZEROS

TWICE THE LENGTH

TEMP(10) = SLOPE * a(5) / (a(25) * a(28) / 2)

STARTING TIME

THE / 2 IS FOR THE PADDING WITH ZEROS

AND ENDING TIME

TEMP(8) = TEMP(10) * a(28) / 4

WRITE(6, 1407)

1407 FORMAT(" STARTING TIME ( 0 = UP )")

XXI = 0

READ(6, 7) XXI

TEMP(9) = TEMP(8) + XXI * TEMP(10)

PUT IN FOR EXPED

TEMP(8) = 0,

TEMP(10) = TEMP(10) * 8

RUNNING SUMS AND COUNTER

TEMP(7) = 0,

TEMP(6) = 0

WRITE(5, 1200) (TEMP(1), 1=1, 10)

1200 FORMAT(" COUNTENS ", 2(1X, F5.0))

1 " ENDING AND STARTING TIMES ", 2(1X, IPE15, 5)

2 " INCREMENT EACH TIME ", IPE15, 5

IST = a(15)

IF (IST .GT. 3) CALL WT(TAYLOR, IFPT1, IST)

WRITE(6, 7691) A(30)

WHITE(6, 7691) A(30)

7691 FORMAT(" NO. OF RANGE CELLS PROCESSED ALL TOT ", F5, 2)

WRITE(6, 3497) A(23)

3497 FORMAT(" TYPE OF INTERPOLATION ", F5, 1)

1 " 1 PT 2 NONE 2 2 PT 4 3 PT "

WRITE(5, 3497) A(23)

RETURN
SUBROUTINE GEN(FI, FG)

VIRTUAL FI(1), FG(1)
COMMON /INSTA(1) /
COMMON /TEMPA(1) /

GENERATE OUT THE REFERENCE SIGNAL
FOR MATCHED FILTERING IN THE ANGLE DOMAIN
LINEAR FM WAVE FORM

NPULSE = A(7)
TSTEP = 1.2 - 3/A(6)
DELAY = TEMP(9)
TIME = A(19)/2,
FINAL = TIME,
TIME = TIME + DELAY
FINAL = TIME
CONSA = A(14)

WHITE(5, 1000) TEMP(6), TSTEP, DELAY, TIME, FINAL
WHITE(5, 1000) TEMP(6), TSTEP, DELAY, TIME, FINAL
1000 FORMAT (10B2, F15.6, ' TIME STEP', F15.6, ' TIME', F15.6, ' FINAL', F15.6, ')

CONTINUE
IF(I.GT.NPULSE) GOTO 100

TS = TIME, TIME
PHASE = TSTEP * CONS
XX = COS(PHASE)
FI(I) = XX
XXX = SIN(PHASE)
FG(I) = XX

TIME = TIME + TSTEP
I = I + 1
GOTO 1

CONTINUE

RETURN
END
SUBROUTINE DERAMP(FI, FQ, SI, SQ)

VIRTUAL FI(1), FQ(1), SI(1), SQ(1)
COMMON /INSTR/A(1)

NPULSE = A(I)
WIND = A(15)
NRANGE = A(30)
INHANGE = A(16)

REWIND 2
REWIND 1
READ(1)
READ(1) (SI(J), J=1, NPULSE)
WHITE(6, 234) SI(1), SI(312), SI(1024), SI(2348),
1
SI(3096), SI(4096)
234
FORMAT(J15, 1PE15.8))

DO 500 I=1, NRANGE

GET THE SIGNAL FROM THE ITM RANGE CELL

READ(1) (SI(J), J=1, NPULSE), (SQ(J), J=1, NPULSE)

DERAMP THE SIGNAL

DO 5 J=1, NPULSE

XX1 = + SI(J)*FI(J) + SQ(J)*FQ(J)
XX0 = - SI(J)*FQ(J) + SQ(J)*FI(J)
SI(J) = XX1
SQ(J) = XX0

CONTINUE

PERFORM THE FFT STORE RESULTS AWAY ON DISK FILE + 2

USE A 50 % OVERLAP

PUT THE PHASE CORRECTION ON DUE TO OVERLAPPING APPERTURES

CALL OVER(SI, SQ)

CONTINUE
SUBROUTINE OVEN(S1, SG)

VIRTUAL SI(1), SG(1)
REAL AI(128), AQ(128)
COMMON /INSTR/A(1)
COMMON /TAY/TAYLOR(1)

PERFORM THE FFT STORE RESULTS AWAY ON DISK FILE + 2

PUT THE PHASE CORRECTION ON DUE TO OVERLAPPING APERTURES
CORRECTION FACTOR IS
\[ \exp\left(j \cdot 2 \pi \text{RATIO OF OVERLAY ARRAY NO.} \right) = 1 \]

\[ \text{NPULSE} = A(7) \]
\[ \text{ILEN} = A(25) \]
\[ \text{ILEN2} = A(28) \]
\[ \text{INHO} = A(13) \]
\[ IS = 1 \]
\[ IE = ILEN \]
\[ NUM = 0 \]

OVERLAP FACTOR FOR PHASE CORRECTION

\[ D = A(25) / A(28) \]
\[ P1 = 4. * \text{ATAN}(1.) \]
\[ P12 = 2. * P1 \]
\[ PIDO = P12 * 0 \]

CONTINUE

K = 1

DO 10 J = 3, IE

\[ AI(K) = SI(J) \]
\[ AQ(K) = SQ(J) \]

K = K + 1

10 CONTINUE

IS = IS + ILEN2
IE = IE + ILEN2
PUT WINDOWING ACROSS THE SUBARRAYS

IF(IWINO, EQ, 0) GOTO 17

DO 12 K=1, ILEN
   AI(K) = AI(K) * TAYLOR(K)
   AQ(K) = AQ(K) * TAYLOR(K)
12 CONTINUE

CONTINUE

CALL FFT(ILEN, AI, AQ)

IF(NUMB, EQ, 0) GOTO 20

PHASE = 2 * C * FLOAT(NUMB)

DO 18 K=2, ILEN
   X=PHASE + C * FLOAT(K-1)
   SN=SIN(X)
   CS=COS(X)
   XX=C*S*A(K) + S*N*A(K)
   XXG=CS*A(K) - SN*A(K)
   AI(K) = XXI
   AQ(K) = XXQ
18 CONTINUE

20 CONTINUE

STORE AWAY ON DAT SLOT + 2

WRITE(2) (AI(K), K=1, ILEN), (AQ(K), K=1, ILEN)

NUMB = NUMB + 1

IF(IE, LE, N PULSE) GOTO 17

A(29) = NUMB

RETURN
END
SUBROUTINE CORRCT(HANGER, AI, AQ, DUMMY)

VIRTUAL AI(128, 32), AQ(128, 32), RANGER(1), DUMMY(1)
REAL FF(256)
COMMON /INSTR/A(1)

40 RANGE CORRECTION?
IF(A(17), EQ, 1.) GOTO 10000
MATION(22)
RMQVRATIQA(25)/A(27)
NPULSE(7)
MAXSUBA(29)
M{MAXSUB = 1
MINSUB = 1
NMCOEF = A(25)
NM2 = NMCOEF/2

REIND 1
READ(1) XXI
READ(1) (DUMMY(1), I=1, NPULSE)

REORDER THE ARRAY

FIND THE MIN
XMIN = DUMMY(1)
NPULSE/2
DO 3 I=1, NPULSE
L=I + 1
IF(L.GT.NPULSE) L=1
RANGER(I) = DUMMY(L)
IF(XMIN.GT.DUMMY(L)) XMIN = DUMMY(L)
3 CONTINUE

FIND THE LOCATION OF THE ZERO RANGE CELL
LMN = 1
IF(XMIN.LE.0.) GOTO 4
X$ = XMIN
XMIN = IFIX(X$)
IF((XMIN.NE.X$) .OR. XMIN .LT. XMIN + 1, 1.
LMN = XMIN + 1,
14 LMN = LMN + 1
IF(KK,GT,INNG2) KK=INNG2
00 22 K=1, INANGE
C
A(J,K)=AI(J,KK)
AG(J,K)=AQ(J,KK)
KK=KK + 1
2d CONTINUE
GOTO 26
24 CONTINUE
C
INNG=ANHNLK
DELA=ANHNLK = FLOAT(IRW)
KK=ISTR + INW
IF(ISCENG, EQ, 1) K=K - 1
IF(ISCENG, EQ, 4) K=K = 1
IF(DELA, LT, 2) K=K = 1
IF(DELA, LT, 0) DELTA=DELTA1, + DELTA
IF(K, LT, 1) K=1
L=1
IF(ISCENG, EQ, 3) GOTO 8089
IF(ISCENG, EQ, 9) GOTO 8090
IF(K, GT, INNG) K=INNG
DELTAS=DELTA*DELTA
DELTAS+DELTAS*DELTA
C
AM1=DELTA*(DELTA' = 3, *DELTA + 2, )/3
AG=DELTA3 = 2, * DELTA = DELTA + 2, )/3
A1=DELTA*(DELTA2 - DELTA = 2, )/2
A2=DELTA*(DELTA2 = 1, )/6
C
26 CONTINUE
C
VALUE1=AM1*AI(J,K) + AG*AI(J,K+1) + A1*AI(J,K+2) +
1 A2=AI(J,K+3)
VALUEG=AM1*AG(J,K) + AG*AG(J,K+1) + A1*AG(J,K+2) +
1 A2=AG(J,K+3)
C
AI(J,G)L=VALUEI
AG(J,G)=VALUEG
L=1
K=K + 1
IF(L, LE, INANGE) GOTO 26
C
GOTO 28
8089 CONTINUE
C
2 PT INTERP
C
DELTAS=1, = DELTA
C
IF(K, GT, IRNGL) K=IRNGL
C
8081 CONTINUE
C
VALUEI=DELTA2=AI(J,A) + DELTA*AI(J,K+1)
VALUEJ=DELTA2=AG(J,K) + DELTA*AG(J,K+1)
AI(J,A)=VALUEI
AG(J,A)=VALUEG
L=1
K=K + 1
IF(L, LE, INANGE) GOTO 8081
C
GOTO 28
8090 CONTINUE
AM1=DELTAE*(DELTAE = 1.)/2.
AM2=1. = DELTAE*2
AM3=DELTAE*(DELTAE + 1.)/2.

C 8091 CONTINUE

C VALUEAM1=AI(J,K) + AQ*AI(J,K+1) + A1*AI(J,K+2)
C VALUEAM2=AI(J,K) + AQ*AI(J,K+1) + A1*AI(J,K+2)
C AI(J,L)=VALUE
C AQ(J,L)=VALUE
C L+L + 1
C K+K + 1
C IF(L.LE.IRANGE) GOTO 8091

C CONTINUE

C START START = NMOV

C CONTINUE

C WRITE OUT THE RESULTS TO * 4
C CONTINUE

C DO 40 K=1,IRANGE
C WRITE(4) (AI(J,K),J=1,NMCOEF),(AQ(J,K),J=1,NMCOEF)
C 100 CONTINUE

C WRITE THE FILE BACK TO * 2 IN THE FORM IT WANTS

C ISKIP=IRANGE - 1
C NM*2=NMCOEK
C REWIND 2
C DO 200 K=1,IRANGE
C REWIND 4
C IF(K.EQ.1) GOTO 110
C II*K = 1
C DO 105 II=1,II
C 105 READ(4)
C 110 CONTINUE
C DO 150 I=1,MAXSUB
C READ(4) (FF(J),J=1,NM)
C WRITE(2) (FF(J),J=1,NM)
C IF(I.EQ.MAXSUB) GOTO 150
C DO 140 J=1,ISKIP
C 140 READ(4)
C 150 CONTINUE
C 200 CONTINUE
C 1000 CONTINUE

C RETURN
C END

A49
SUBROUTINE FINE (FI,F0)

VIRTUAL (I),F(U(1))
COMMON /CHPS/F(1024)
COMMON /INSTR/A(1)
COMMON /TEMP/TEMP(1)
COMMON /MAM/MAM(256)

COMPUTE THE FINE RESOLUTION FFT

IRANGE=A(16)
RATIO=A(22)
NMCOEF=A(23)
NH2=NMCODF-2
IFINE=A(27)
MAXSUB=A(29)
MINSUB=1
IPAU=A(28)
NMOV=RATIO*A(7)/(A(29)*A(25))

STARTS=1,
IF(A(24),EQ,2.) STARTS=(7)/(4.+A(29)) + 1.
WRITE((8,89)) STARTS,A(24)

FORMAT(* STARTING SUBARRAY *,FS,2.E,1X,FS,2)

GET THE WINDOW WEIGHTS

IST=1
CALL WT(MAM,IFINE,IST)
WRITE(*,S000) IRANGE,NMCOEF,IFINE,IPAD,
1 1
MINSUB,MAXSUB
S000 FORMAT(* FINE IRANGE *,16/
1 ' 1ST FFT ',16,' # OF SUBS IN 2NO ',16,
2 ' 2NO FFT ',16,' MIN SUB ',16,' MAX SUB ',16//)

WRITE(*,S001) RATIO,NMOV
S001 FORMAT(* RATIO OF SF/LMF *,1PE15.8/
1 ' INCREMENT OF SUB ',1PE15.8//)

CRM=0,
IAZ=0
IRNG=0

A50
C
REWIND 2
REWIND 3
C
DO 200 K=1,IRANGE
C
REWIND 4
C
TRANSFER DATA FOR THE KTH RANGE TO DAT SLOT + 4
C
DO 4 I=1,MAXSUB
READ(4) (AIL(I),L=1,NN2)
WRITE(4) (AIL(I),L=1,NN2)
CONTINUE
C
DO THE COEFFICIENTS 1 TO HALF + 1
C
IAR=0
CALL POSMLF(FI,NMOV,STARTS,IAR,COFMAX,ICOF)
C
DO THE NEGATIVE COEFFICIENTS
C
CALL NEGMLF(FI,NMOV,STARTS,IAR,COFMAX,ICOF)
C
WRITE(3) (FI(J),J=1,IAR)
C
WRITE IT OUT TO THE LP
C
WRITE(5,120) ICOF,COFMAX,K
WRITE(6,196) ICOF,COFMAX,K
1000 FORMAT(' MAX IS AT ',16,' VALUE OF ',1PE15.8,' RAN ',16/)
C
IF(COFMAX<LMAX) GOTO 200
LMAX=COFMAX
IAR=ICOF
IRNG=K
200 CONTINUE
C
TEMP(1)=IAR
TEMP(2)=IRNG
TEMP(3)=IAZ
TEMP(4)=RMAX
C
TEMP(1)=1920.
TEMP(2)=2.
TEMP(3)=33.
TEMP(4)=2.20944516E5
C
RETURN

A51
SUBROUTINE P0SLP (FI, RM0V, STARTS, IAR, COFMAX, IC0F)

VIRTUAL FI(I)
COMMON /COEF/ A(I(128)), AQ[I(128)], WORK(I(256)), WORK0(I(256))
COMMON /INSTA/A(I(1))

IF(IN* A(I7))
MAX$U6ISAC29)
MIN$U0V%
IPAUS(A(26))
WRITE(6, 50) NUMO, IPA0, NM0CEF, A(26)
FORMAT(5(7B, 9X), 1PE15.9)

DO THE COEFFICIENTS 1 TO HALF + 1

ICCN=NM0CEF/2 + 1
RUNSUM=STARTS
ISTART=STARTS
IF(START GT, IFINE = 1

COFMAX=0.
ICOF=0

DO 50 I=1, ICC

IF(ISTART GT, MAXSUB) GOTO 60
REWIND 6
IG=1START - 1
IF(IG LT I) GOTO 10
DO 5 J=1, IG
READ(A)
GOTO 10
CONTINUE

IE=IEN0
IF(IE GT, MAXSUB) IE=MAXSUB

JJ=0
DO 15 J=1START, IE

READ(A) (A(I), L=1, NMUCIF), (AQ(I), L=1, NMUCIF)
JJ=J + 1
WORK(I(JJ)=AI(I)
WORK0(JJ)=AQ(I)
CONTINUE

PUT IN ZEROS WHERE NO TARGET EXISTS
IF(JJ.EQ.IFINE) GOTO 20
JX=JJ + 1
DO 17 J=JX,IFINE
  WORK1(J)=0
  WORKQ(J)=0.
17 CONTINUE
CONTINUE

PUT HEMMING WEIGHTING ACROSS SUBARRAYS
NULL THE REST OF ARRAY
COMPUTE THE FINE STRUCTURE FFT AND FIND THE MAGNITUDE OF THE FFT ALONG LARGEST FACT

CALL PADFFT(FI,COFMAX,ICOF,IPAD,IFINE,IAR,NUMBR)

RUNSUB=RUNSUB + RMOV
ISTANT=INSTAN + 0.5
IEND=INSTAN + IFINE = 1
CONTINUE
CONTINUE

RETURN
END
SUBROUTINE NEGFLY(FI, RMOV, STARTS, IAR, COFMAX, ICOF)

VIRTUAL FI(1)
COMMON /COLPS/ AI(128), AQ(128), WORK(256), WORK(256)
COMMON /INSTR/A(1)
C
NMCOEF#A(29)
IFINE=A(27)
MAXSUB=A(24)
MINSUB=1
IPAW=A(28)
NUM=IPAD=IPIX(A(26))/NMCOEF

DO THE NEGATIVE COEFFICIENT

II*FLOAT(NMCOEF/2 - 1)*RMOV
RUSUB=STARTS - XX
XX=ABS(RUSUB) + 0.5
IF(RUSUB .LT. 0.) XX=XX
ISTART=XX
IEND=ISTART + IFINE = 1
II*NMCOEF/2 + 2
II
DO 100 I=1,2, NMCOEF

REIND 4
IS=IESTART
IF(IS.LT.1) IS=1
II
IF(IEND.LT.1) GOTO 60
J=0
IF(IS.LT.1) GOTO 10
IDIFF=IESTART + 1
II
DO 5 J=1, IDIFF
C
WORK(I)=0,
WORK(J)=0,
CONTINUE
II
CONTINUE
10 CONTINUE
DO 55 J=13,1END
READ(4) (AI(L),L=1,NNCOEF),(AU(L),L=1,NNCOEF)
JJ=JJ + 1
WORK(JJ)*=A(1)
CONTINUE

CALL PAUFFT(FI,COPMAX,ICOP,IPAD,IFINE,IAK,NUMBR)
CONTINUE

RUNSUB*RUNSUB + HMOV
ELEAD(RUNSUB) * 0.5
IF(RUN<15,LT.8.) XXX
ISTANI=1
IFEND=ISTART * IFINE = 1
CONTINUE

RETURN
END
**ORIGINAL PAGE IS OF POOR QUALITY**

**SUBROUTINE PAFFT(FI, COFMAX, ICOF, IPA0, JJ, IAR, NUMBR)**

VIRTUAL FI(1)
COMMON /COEPS/, AI(128), AG(128), WORKI(256), WORKG(256)
COMMON /HAMP/HAM(1)

PUT HAMMING WEIGHTING ACROSS SUBARRAYS
NULL THE REST OF ARRAY
COMPUTE THE FINE STRUCTURE FFT 2ND
FIND THE MAGNITUDE OF THE FFT ALONG LARGEST, ETC

PUT THE WEIGHTING ACROSS THE WINDOW
DO 9 J = 1, JJ
   WORKI(J) = HAM(J) * WORKI(J)
   WORKG(J) = HAM(J) * WORKG(J)
   CONTINUE

NULL OUT THE REST OF THE ARRAY
IF (IPA0, LE, JJ) GOTO 23
   JX = JJ + 1
   DO 23 J = JX, IPA0
      WORKI(J) = 0,
      WORKG(J) = 0,
      CONTINUE

23 CONTINUE

COMPUTE THE FINE STRUCTURE
CALL FFT(IPAO, WORKI, WORKG)

COMPUTE THE MAGNITUDE OF THE SQUARED
REORDER THE ARRAY

SINCE HALF THE FINE COEFFICIENTS ARE TO THE LEFT AND
THE OTHER HALF TO THE RIGHT FOR EACH GROSS COEFFICIENT
OVER SAMPLING BY FACTOR OF 2 TO 1 THROW OUT HALF THE COEFF
DO 24 J=1,NUMBN
   XX=WORK1(JX)**2 + WORKQ(JX)**2
   JX=JX + 1
   IF(JX.GT.IPAD0) JX=1
   IAR=IAR + 1
   FI(IAR)=XX
   IF(XX.LT.COFMAX) GOTO 24
   COFMAX=XX
   ICOF=IAR
24 CONTINUE
C
RETURN
C
END
SUBROUTINE OUTPO(A1,A2,A3,A4)

VIRTUAL A1(1),A2(1),A3(1),A4(1)
COMMON /INTH/AA(1)
COMMON /TEMP/TEMP(1)

PRINT OUT THE DATA SCALE TO THE MAX PASSED IN ARGUMENTS

NRANGE=AA(18)
NPULSE=TEMP(1)
INTMP(2)
INTMP(3)
XMAX=TEMP(4)

WRITE(6,1000) IR,IA,XMAX,NPULSE
WRITE(5,1000) IR,IA,XMAX,NPULSE
1000 FORMAT('/ RANGE CELL ',10/' ANGLE ',10/' VALUE ',1PE15.8,' NO. PULSE ',10/')

FIND THE LIMITS OF THE MAINlobe ALONG THE AZIMUTH SLICE
CALL SLICE(IR,IA,NPULSE,ILF,INT,XMAX,A1)

REORGANIZE THE FILE IN THE AZIMUTH VERSUS RANGE
RATHER THAN IN THE RANGE VERSUS AZIMUTH DIRECTIONS
ALSO PUT EM PEAK IN THE MIDDLE OF THE FILE
CALL REORD(NPULSE,IA,NRANGE,A1,A2,A3)

FIND THE SUM IN THE MAINlobe AND THE SIDElobe FOR
RANGE AND AZIMUTH DIRECTIONS
CALL VALUE(NPULSE,IR,IA,ILF,INT,NRANGE,A1,XMAX)

RETURN
END

A58
SUBROUTINE SLICE(IR,IA,NPULSE,ILF,INT,XMAX,A1)

VIRTUAL A1(I)

FIND THE LIMITS OF THE MAINLOBE AND THE MAINLOBE SUM ALONG THE ANGLE SLICE

K=IR + 1
IF(K.LT.1) GOTO 2
DO 1 J=1,K
HEAD(3)
CONTINUE

HEAD(3) (A1(I),I#1,NPULSE)

DO RIGHT SIDE OFF THE PEAK

KL#IA
KR#IA + 1
SUM#0

CONTINUE

1 IF(KL.GT.NPULSE) KL#1
IP(KR.GT.NPULSE) KR#1

IF(A1(KR),GE,A1(KL)) GOTO 4
SUMR#SUMR + A1(KL)
KL#KL + 1
KR#KR + 1
GOTO 3

CONTINUE

INTKL
SUMR#SUMR + A1(KL)

FINISH THE LEFT SIDE POINT

KR#IA
KL#IA - 1
SUML#0
CONTINUE
C
IP(KR,LT,1) K$NPULSE
IP(KL,LT,1) K$NPULSE
C
IP(AI(KL),GE,AI(KR)) GOTO 6
C
SUML=SUML + AI(KR)
KR=KR + 1
KL=KL + 1
GOTO 9
C
CONTINUE
C
IF(KR)
SUML=SUML + AI(KR)
SUMR=SUML + SUMR = AI(IA)
C
FIN THE SIDES
C
TOTAL=0
DO 207 I=1,INPULSE
207 TOTAL=TOTAL + XX
C
TOTAL=0,
PEAKSL=0,
IPEAK=0
C
IF(ILF,GT,INT) GOTO 209
IP(ILF,LT,2) GOTO 209
Ke=ILF = 1
DO 226 I=1,K
C
TOTAL=TOTAL + AI(I)
IF(AI(I),LT,PEAKSL) GOTO 208
PEAKSL=AI(I)
IPEAK=I
C
208 CONTINUE
C
209 CONTINUE
C
K=INT + 1
C
K$NPULSE
IF(ILF,GT,INT) K$ILF = 1
DO 210 I=1,K
TOTAL=TOTAL + AI(I)
IF(AI(I),LT,PEAKSL) GOTO 210
PEAKSL=AI(I)
IPEAK=I
C
210 CONTINUE
C
RES = TOTL - SUMAZ

C

DMAR = 0,
IF(SUMAZ, GT, 0.) DMAR = 10., ALOG10(KEY/SUMAZ)

DOPA = 0,
IF(XMAX, GT, 0.) DOPA = 10., ALOG10(KEY/XMAX)

WHITE(6, 216) ILF, IA, INT, SUML, SUMR, SUMAZ, TOTL,
RES, DBA, DOPA
WHITE(5, 216) ILF, IA, INT, SUML, SUMR, SUMAZ, TOTL,
RES, OBA, DOPA

FORMAT(// " ANGLE Sum ", 1PE15.8, " Main Sum ", 1PE15.8/
1 " Peak Side Loc. ", 1PE15.8, " Location ", 16/
2 " Location ", 16/
3 " Location ", 16/
4 " Pos. Peak (Oe) ", 1PE15.8//)

RETURN

END
ORIGINAL PAGE IS
OF POOR QUALITY.

DICK@FOR

***************
C

SUBROUTINE REOM(GNPULSE, IA, NRANGE, A1, A2, A3)
C

***************
C

VIRTUAL A1(1), A2(20,20), A3(20,20)
C

REORGANIZE THE FILE IN AZIMUTH VERSUS RANGE
RATHER THAN RANGE AZIMUTH
PUT THE PEAK IN THE MIDDLE OF THE FILE IN AZIMUTH DIRECTION
C

REIND 4
C

IMID=NPULSE/2
ISTART=IA = IMID
C

IF(ISTART,LT,1)  ISTART=ISTART + NPULSE
C

NPASS=000
NPASS=NPASS/2
NPASS=NPASS
C

NP=PULSE/NPASS
NOVT=PULSE = NPASS*NP
IF(NP,LT,1)  GOTO 850
C

00 620 J=NP
C

NEWIND 3
IS=ISTART
C

00 810 IA=1,NRANGE
C

READ(3)(A1(K),K=1,NPULSE)
IS=IS
C

00 605 K=1,NPAS2
C

IF(ISR,GT,NPULSE) ISR=1
A2(1,K)=A1(ISR)
ISR=ISR + 1
C

BU9
C

CONTINUE
C

IF(NPAS2,LT,1)  GOTO 810
C

00 606 K=1,NPAS2
C

IF(ISR,GT,NPULSE) ISR=1
A1(1,K)=A1(ISR)
ISR=ISR + 1
C

A62
CONTINUE
CONTINUE
DO 815 K=1,NPAS2
   WRITE(4) (A2(I,K),I=1,NRANGE)
CONTINUE
IF(NPAS2.LT.1) GOTO 917
DO 816 K=1,NPAS2
   WRITE(4) (A3(I,K),I=1,NRANGE)
CONTINUE
RESTART
CONTINUE
IP(NOVER.LE.0) GOTO 149
   NOVER 1
   IF(NOVER.LT.NPAS2) GOTO 135
   NPAS2+NOVER
   NOVER=0
   GOTO 1
CONTINUE
NPAS2+NOVER = NPAS2
NOVER=0
GOTO 1
CONTINUE
RETURN
END
SUBROUTINE VALUE(NPULSE, INRANGE, IA, ILF, IRT, NRANGE, AI, XMAX)

VIRTUAL AI(1)

REWRITE A

IMID=NPULSE/2
IDELTA=1 ALF
IF(I DELTA.LT.0) IDELTA=IDELTA + NPULSE
LIM=IMID + IDELTA + 1
IDELTA=IRT + 1
IF( (IDELTA.LT.0) IDELTA=IDELTA + NPULSE
LIM=IMID + IDELTA + 1

IF(NPUL=200)
IPR=200
IF(IPR.LT.1) IPR=1
IF(IPR.GT.NPULSE) IPR=NPULSE

WRITE(6,7099) IMID, NPULSE, INRANGE, IA, LIM, LIMR
7099 FORMAT(//' VALUE ',(6(1X,17)//))

TOTAL=0,

TOTS=0,
TOTAL=0,
VSIDE=0,
IVSR=0
IVSR=0

DO 120 J=1, NPULSE
120 READ(4) (AI(I), I=1, NRANGE)

TAG & MAINLOGE WITH IT = 1

IT=0
IF((J.GE.LIML).AND. (J.LE.LIMR)) IT=1

A64
C 00 112 I=1,NRANGE
C TOTAL=AI(I) * TOTAL
C 112 CONTINUE
C
C SUMT=0
C SUML=0
C IF(IT,E,0) GOTO 116
C IV=INANGE
C SUML=0
C IVL=IV
C IV=IV + 1
C CONTINUE
C IF(IVR,GT,NRANGE) GOTO 116
C IF(A1(IVR),GT,A1(IVL)) GOTO 114
C SUML=SUML + A1(IVL)
C IVR=IVR + 1
C IVL=IVL + 1
C GOTO 113
C 114 CONTINUE
C SUML=SUML + A1(IVL)
C IF(IVR,GT,NRANGE) SUML=SUML + A1(NRANGE)
C IVR=IVL
C SUMR=0
C IVL=IV + 1
C IVR=IV
C CONTINUE
C IF(IVL,LT,1) GOTO 116
C IF(A1(IVL),GT,A1(IVR)) GOTO 116
C SUMR=SUMR + A1(IVR)
C IVR=IVR + 1
C IVL=IVL + 1
C GOTO 115
C 115 CONTINUE
C SUMR=SUMR + A1(IVR)
C IF(IVL,LT,1) SUMR=SUMR + A1(1)
C IVL=IVR
C SUMT=SUML + SUMR = A1(IV)
C IF(IVLL,LE,1) GOTO 19
C IVL=IVLL + 1
C DO 10 I=1,IVL
C SUMLL=SUMLL + A1(I)
C IF(A1(I),LT,VSIDE) GOTO 10
C VSIDE=A1(I)
C IVSR=I
C IVSR=J
C 10 CONTINUE

A65
CONTINUE

IF(IVVH,GE,NRANGE) GOTO 20

IVR=IVRH+1
DO 17 IVR,NRANGE

SUMLL=SUMLL + A1(I)
IF(A1(I),LT,VSIDE) GOTO 17

VSIDE=A1(I)
IVSV=I
IVSA=J

CONTINUE

17 CONTINUE

C

CONTINUE

GOTO 117

CONTINUE

C

DO 30 I=1,NRANGE

SUMLL=SUMLL + A1(I)
IF(A1(I),LT,VSIDE) GOTO 30

VSIDE=A1(I)
IVSV=I
IVSA=J

CONTINUE

30 CONTINUE

CONTINUE

TOTS=TOTS + SUMT
TOTL=TOTL + SUMLL

PRINT OUT THE MAINLOBE AREA

IF((J,LT,IPRL),OR,(J,GT,IPRR)) GOTO 92

DO 89 I=1,NRANGE

VAL=999.
XX=A1(I)
XX=XX/XMAX
IF(XX,GT,0.) VAL=10.*ALOG10(XX)
A1(I)=VAL

CONTINUE

89 CONTINUE

WRITE(3,0081) J,(A1(I),I=1,NRANGE)
0081 FORMAT(16,16(I6,F7.2))

CONTINUE

92 CONTINUE

CONTINUE

120 CONTINUE

A66
C
IF(TOLL.GT.0.) D010, *ALOG10(TOTL/TOTL)
C
IF(TOTL.GT.0.) D0P10, *ALOG10(TOTL/TOIL)
C
TOTAL=TOTAL+TOIL
C
WRITE(5, 6060) TOTAL, TOTSL, TOTSL, TOTL, US, DBP
WRITE(6, 6060) TOTAL, TOTL, TOTL, TOTL, US, DBP
6060 FORMAT(16, TOTAL IN RANGE AND ANGLE * , IPE15, 8/
1  " TOTAL IN RANGE AND ANGLE SUM *, IPE15, 8/
2  " TOTAL OF SUM *, IPE15, 8/
3  " TOTAL OF SIDE *, IPE15, 8/
4  " SIDE/SUM (0%) *, IPE15, 8/
5  " SIDE/PEAK (0%) *, IPE15, 8/)
C
V30=VSIDE/XMAX
IF(V30,GT.0.) V300=10, *ALOG10(V30)
C
WRITE(5, 8082) IV3A, IV5A, V30E, V30B
WRITE(6, 8082) IV3A, IV5A, V30E, V30B
8082 FORMAT(16, "PEAK SIDE LEVEL "/
1  " LOCATION IN RANGE *, I4, " LOCATION IN AZI *, I8/
2  " MAGNITUDE *, IPE15, 8, ( 0 ) *, IPE15, 8/
C
RETURN

END
SUBROUTINE FFT(NUMBER, XT, YT)
DIMENSION XT(1), YT(1)

NUMBER IS THE NO. OF POINTS OF GOOD DATA
IF NOT A POWER OF TWO PAD TO NEXT HIGHEST
WITH ZEROS

NDPOW=1
ITEMP=NUMBER
ITEMP=ITEMP/2
IF(ITEMP.LE.1) GOTO 10
NDPOW=NDPOW + 1
GOTO 1
10 CONTINUE

N=2*NDPOW
IF(N.GE.NUMBER) GOTO 13
N=N-2
NDPOW=NDPOW + 1
13 CONTINUE
IF(NUMBER.GE.N) GOTO 20

N=NUMBER + 1
DO 15 LM=1,N

XT(LM)=0
YT(LM)=0
15 CONTINUE

CONTINUE

DO 20 LM=1,N
LM=2*LM-1
LI=2*LI-1
SCL=0.25365/FLOAT(LI)
DO 100 LM=LM,LX
ANG=LM/(LM-1)*SCL
C=COS(ANG)
S=SIN(ANG)
DO 100 LI=LI,LM,LI
J1=LI-LX+1
J2=J1-LM
100 T1=XT(J1)-XT(J2)
T2=YT(J1)-YT(J2)
XT(J1)=XT(J1)+YT(J1)+YT(J2)
YT(J1)=YT(J1)+XT(J1)+XT(J2)
XT(J2)=XT(J1)+S*T2
YT(J2)=YT(J1)-S*T1
200 CONTINUE

CONTINUE

NV2=NDPOW/2
NM1=NM-1
J=1
WINDOWING FUNCTION

ARGUMENTS

ARRAY IS THE ARRAY TO STORE THE HEIGHTS IN
NUMB IS THE NO. OF SAMPLING ELEMENTS IN 2*PI

IOPT IS TYPE OF WINDOW

0 NO WINDOWING (RECT FUNCTION)
1 HAMMING WINDOW
2 HARTLEY WINDOW (TRIANGLE)
3 HAMMING WINDOW
4 BLACKMAN WINDOW
5 25 04 TAYLOR WINDOW
6 30 08 TAYLOR WINDOW
7 35 08 TAYLOR WINDOW

*****************************************************************************

SUBROUTINE ="(ARRAY,NUMBR,IOPT)

*****************************************************************************

REAL ARRAY(1)

IF (IOPT.EQ.0) GOTO 600
   IX=NUMBR = 1
IF (IOPT.EQ.2) GOTO 200
   P1=0.5,ATAN(1,)
   P12=2.*PI
   PHASE=PI2/IX
   IF (IOPT.EQ.4) GOTO 100
   IF (IOPT.EQ.5) GOTO 500
   IF (IOPT.EQ.6) GOTO 400
   IF (IOPT.EQ.7) GOTO 900
C
   C1=0.5
   C2=5.*C1
   IF (IOPT.EQ.3) GOTO 10
C
   C1=0.34
   C2=0.48
C
10  CONTINUE
C
OU 20 I=1, NUMBR
   IX=1 = 1
C20 CONTINUE
C GOTO 10000
C100 CONTINUE
C PHASE2=PHASE+2,
C DO 110 I=1,NUMBR
C X[N] = 1
C X[N] = 1.50*COS(PHASE+XN) + 0.39*COS(PHASE2+XN)
C ARRAY(I) = 0
C110 CONTINUE
C GOTO 10000
C
C NUMBR IS THE NUMBER OF ELEMENTS IN THE WINDOW STARTING FROM THE FIRST ADDRESS OF ARRAY
C
C200 CONTINUE
C IU=NUMBR/2
C DO 210 I=1,IU
C N=FLOAT(2*(I - 1))/XN
C ARRAY(I) = 0
C210 CONTINUE
C IU=IU + 1
C DO 220 I=1,IU,NUMBR
C N=2, = FLOAT(2*(I - 1))/XN
C ARRAY(I) = 0
C220 CONTINUE
C GOTO 10000
C
C300 CONTINUE
C
C25 DO TAYLOR WEIGHTING
C
C START=PI
C DO 310 I=1,NUMBR
C W0 = 0.35427*COS(START) - 0.08538*COS(2.*START) - 0.094287*COS(4.*START) + 0.355291*COS(5.*START) + 0.084927*COS(6.*START)
C ARRAY(I) = 0.50
C START=START + PHASE
C310 CONTINUE
C GOTO 10000

A71
C       CONTINUE
C 35 DB TAYLOR WEIGHTING
C
C START=PI
DO 410 I=1,NUMBR
C
C W001.94666*COS(START) = 0.0157078*COS(2.,START) +
W001.0210114*COS(3.,START)
ARRAY(I)=1. + 2*N0
START=START + PHASE
C 410 CONTINUE
C
C GOTO 14000
CONTINUE
C 500 CONTINUE
C
C 35 DB TAYLOR WEIGHTING
C
C START=PI
DO 510 I=1,NUMBR
C
C W003.84350*COS(START) = 0.0151367*COS(2.,START) +
W001.0017351*COS(3.,START) = 0.00734351*COS(4.,START)
ARRAY(I)=1. + 2*N0
START=START + PHASE
C 510 CONTINUE
C
C GOTO 14000
CONTINUE
C
C UNIFORM WEIGHTING
C
DO 610 I=1,NUMBR
C
ARRAY(I)=1.
C 610 CONTINUE
C 10000 CONTINUE
C
RETURN
END