ADVANCED III-V SEMICONDUCTOR TECHNOLOGY ASSESSMENT

M. Nowogrodzki
Project Coordinator

RCA LABORATORIES
Princeton, New Jersey 08540

prepared for

NATIONAL AERONAUTICS AND SPACE ADMINISTRATION

NASA Lewis Research Center
Contract NAS 3-22884

LIBRARY COPY

1. Mr. 2 9 1983

LANGLEY RESEARCH CENTER
LIBRARY NASA
HAMPTON, VIRGINIA
Against a background of an extensive survey of the present state of the art in the field of III-V semiconductors for operation at microwave frequencies (or gigabit-rate speeds), likely requirements of future space communications systems were identified, competing technologies and physical device limitations were discussed, and projections of difficulties in implementing emerging technologies were made. On the basis of these analyses, specific research and development programs required for the development of future systems components were recommended.
PREFACE

This Final Report, "Advanced III-V Semiconductor Technology Assessment," describes the results of a study performed in the time period 20 July 1981 to 19 July 1982 at the Microwave Technology Center of RCA Laboratories for NASA Lewis Research Center, in fulfillment of NASA Contract NAS3-22884.

The director of the Microwave Technology Center is Dr. Fred Sterzer. The project coordinator was M. Nowogrodzki. As planned, the individual tasks of the study were assigned to different individuals, who also wrote the draft reports for these tasks, as follows:

Task 1: Identify space communications applications - M. Nowogrodzki
Task 2: Assess present status of technology - Dr. S. Y. Narayan
Task 3: Identify domains of competing technologies - Dr. E. F. Belohoubek
Task 4: Identify fundamental physical limits - Dr. H. C. Huang
Task 5: Identify problems in implementation - P. D. Gardner, M. Nowogrodzki, Dr. W. J. Slusark, Jr., Dr. L. C. Upadhyayula, H. Wolkstein
Task 6: Develop recommendations for implementation - M. Nowogrodzki
# TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>SUMMARY</td>
<td>1</td>
</tr>
<tr>
<td>I. INTRODUCTION</td>
<td>2</td>
</tr>
<tr>
<td>II. TASK 1: SPACE COMMUNICATIONS APPLICATIONS</td>
<td>4</td>
</tr>
<tr>
<td>A. Evolutionary Systems Concept</td>
<td>5</td>
</tr>
<tr>
<td>1. Large-Antenna Systems</td>
<td>5</td>
</tr>
<tr>
<td>2. Satellite Crosslinks</td>
<td>5</td>
</tr>
<tr>
<td>4. Aerostat Systems</td>
<td>7</td>
</tr>
<tr>
<td>5. Digital Signal Processing</td>
<td>7</td>
</tr>
<tr>
<td>B. Systems Using Advanced Modulation Concepts</td>
<td>7</td>
</tr>
<tr>
<td>C. New Concepts in Communication Satellites</td>
<td>8</td>
</tr>
<tr>
<td>D. Bibliography</td>
<td>9</td>
</tr>
<tr>
<td>III. TASK 2: PRESENT STATUS OF TECHNOLOGY</td>
<td>14</td>
</tr>
<tr>
<td>A. Materials Technology</td>
<td>14</td>
</tr>
<tr>
<td>1. Bulk Growth of Semi-Insulating (SI) GaAs and InP</td>
<td>14</td>
</tr>
<tr>
<td>a. Substrate Requirements</td>
<td>15</td>
</tr>
<tr>
<td>b. Bulk Growth of SI GaAs</td>
<td>17</td>
</tr>
<tr>
<td>c. Residual Impurities</td>
<td>22</td>
</tr>
<tr>
<td>d. Bulk Growth of InP</td>
<td>26</td>
</tr>
<tr>
<td>2. Epitaxial Growth</td>
<td>27</td>
</tr>
<tr>
<td>a. Vapor-Phase Epitaxy (VPE)</td>
<td>29</td>
</tr>
<tr>
<td>b. Molecular-Beam Epitaxy (MBE)</td>
<td>35</td>
</tr>
<tr>
<td>c. Liquid-Phase Epitaxy (LPE)</td>
<td>40</td>
</tr>
<tr>
<td>d. Comparison of Epitaxial-Growth Technologies</td>
<td>42</td>
</tr>
<tr>
<td>3. Ion Implantation</td>
<td>42</td>
</tr>
<tr>
<td>4. Current Status and Trends</td>
<td>46</td>
</tr>
<tr>
<td>B. Microwave Solid-State Discrete Active Devices</td>
<td>48</td>
</tr>
<tr>
<td>1. Two-Terminal Devices</td>
<td>54</td>
</tr>
<tr>
<td>a. Device Performance</td>
<td>57</td>
</tr>
<tr>
<td>b. Amplifiers</td>
<td>61</td>
</tr>
</tbody>
</table>
# TABLE OF CONTENTS (Continued)

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2. Three-Terminal Microwave Devices - Microwave Transistors</td>
<td>63</td>
</tr>
<tr>
<td>a. GaAs FETs</td>
<td>64</td>
</tr>
<tr>
<td>b. GaAs Power FETs</td>
<td>76</td>
</tr>
<tr>
<td>c. Reliability</td>
<td>84</td>
</tr>
<tr>
<td>C. Multigigabit-Rate GaAs Digital Integrated Circuits</td>
<td>88</td>
</tr>
<tr>
<td>1. GaAs MESFET-Based Logic Technologies</td>
<td>92</td>
</tr>
<tr>
<td>a. Buffered FET Logic (BFL)</td>
<td>92</td>
</tr>
<tr>
<td>b. Schottky-Diode FET Logic (SDFL)</td>
<td>95</td>
</tr>
<tr>
<td>c. Enhancement-Mode FET Logic</td>
<td>98</td>
</tr>
<tr>
<td>d. Quasi-Normally-Off or Low-Pinchoff FET Logic (LPFL)</td>
<td>100</td>
</tr>
<tr>
<td>2. Performance</td>
<td>100</td>
</tr>
<tr>
<td>3. Projections</td>
<td>105</td>
</tr>
<tr>
<td>D. Microwave Integrated Circuits</td>
<td>107</td>
</tr>
<tr>
<td>1. Hybrid Microwave Integrated Circuits</td>
<td>109</td>
</tr>
<tr>
<td>2. Monolithic Microwave Integrated Circuits</td>
<td>112</td>
</tr>
<tr>
<td>E. Exploratory Development</td>
<td>114</td>
</tr>
<tr>
<td>1. Ga$<em>{0.47}$In$</em>{0.53}$As Devices</td>
<td>115</td>
</tr>
<tr>
<td>2. Heterojunction Devices</td>
<td>120</td>
</tr>
<tr>
<td>a. Single-Period Modulation-Doped Structures - Super-Mobility Devices</td>
<td>120</td>
</tr>
<tr>
<td>b. Heterojunction Bipolar Transistors (HBTs)</td>
<td>123</td>
</tr>
<tr>
<td>3. Quasi-Ballistic Devices</td>
<td>125</td>
</tr>
<tr>
<td>a. Effect on Classical Planar FETs</td>
<td>126</td>
</tr>
<tr>
<td>b. Permeable-Base Transistor (or Vertical GaAs FETs)</td>
<td>126</td>
</tr>
<tr>
<td>c. Planar-Doped Barrier Transistors</td>
<td>129</td>
</tr>
<tr>
<td>d. Discussion</td>
<td>131</td>
</tr>
<tr>
<td>F. References</td>
<td>132</td>
</tr>
</tbody>
</table>
## TABLE OF CONTENTS (Continued)

<table>
<thead>
<tr>
<th>Section</th>
<th>Task</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>IV.</td>
<td>TASK 3: COMPETING TECHNOLOGIES</td>
<td>145</td>
</tr>
<tr>
<td></td>
<td>A. RF Power Generation</td>
<td>145</td>
</tr>
<tr>
<td></td>
<td>1. Traveling-Wave Tubes vs Solid-State Amplifiers</td>
<td>145</td>
</tr>
<tr>
<td></td>
<td>2. Active Antenna Array</td>
<td>147</td>
</tr>
<tr>
<td></td>
<td>3. Comparison of Solid-State Sources</td>
<td>151</td>
</tr>
<tr>
<td></td>
<td>B. Filter Structures</td>
<td>154</td>
</tr>
<tr>
<td></td>
<td>1. Standard Passive Filters</td>
<td>154</td>
</tr>
<tr>
<td></td>
<td>2. Dielectric Resonators</td>
<td>154</td>
</tr>
<tr>
<td></td>
<td>3. Active Microwave Filters</td>
<td>156</td>
</tr>
<tr>
<td></td>
<td>C. Microwave Circuit Fabrication</td>
<td>158</td>
</tr>
<tr>
<td></td>
<td>1. Conventional Hybrid Circuits</td>
<td>159</td>
</tr>
<tr>
<td></td>
<td>2. Monolithic Circuits</td>
<td>161</td>
</tr>
<tr>
<td></td>
<td>3. Miniature Hybrid Circuits</td>
<td>162</td>
</tr>
<tr>
<td></td>
<td>4. Discussion and Outlook</td>
<td>165</td>
</tr>
<tr>
<td></td>
<td>D. References</td>
<td>166</td>
</tr>
<tr>
<td>V.</td>
<td>TASK 4: FUNDAMENTAL LIMITS</td>
<td>168</td>
</tr>
<tr>
<td></td>
<td>A. Electrical Limitation of Device Output Power at High Frequencies</td>
<td>168</td>
</tr>
<tr>
<td></td>
<td>1. Voltage-Frequency Relationship</td>
<td>169</td>
</tr>
<tr>
<td></td>
<td>2. Current-Frequency Relationship</td>
<td>172</td>
</tr>
<tr>
<td></td>
<td>3. Power-Frequency Relationship</td>
<td>173</td>
</tr>
<tr>
<td></td>
<td>B. Thermal Limitation</td>
<td>173</td>
</tr>
<tr>
<td></td>
<td>C. Physical Dimensions</td>
<td>176</td>
</tr>
<tr>
<td></td>
<td>D. Digital MMICs</td>
<td>178</td>
</tr>
<tr>
<td></td>
<td>E. Recommendations</td>
<td>181</td>
</tr>
<tr>
<td></td>
<td>F. References</td>
<td>182</td>
</tr>
<tr>
<td>VI.</td>
<td>TASK 5: PROBLEMS IN IMPLEMENTATION</td>
<td>183</td>
</tr>
<tr>
<td></td>
<td>A. Experience with the RCA SSPA</td>
<td>183</td>
</tr>
<tr>
<td></td>
<td>B. Monolithic and Miniature Hybrid Circuits</td>
<td>186</td>
</tr>
</tbody>
</table>
TABLE OF CONTENTS (Continued)

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>C. Ga$<em>{0.47}$In$</em>{0.53}$As MISFETs for Linear Microwave Amplifiers..</td>
<td>187</td>
</tr>
<tr>
<td>D. High-Speed Digital Circuits</td>
<td>189</td>
</tr>
<tr>
<td>1. Material Requirements</td>
<td>189</td>
</tr>
<tr>
<td>a. Ion Implantation</td>
<td>190</td>
</tr>
<tr>
<td>b. Molecular-Beam Epitaxy (MBE)</td>
<td>191</td>
</tr>
<tr>
<td>2. Processing of GaAs ICs</td>
<td>191</td>
</tr>
<tr>
<td>a. Minimizing the Series Resistance</td>
<td>192</td>
</tr>
<tr>
<td>b. Reduction of the Device Geometries</td>
<td>192</td>
</tr>
<tr>
<td>c. Process Yield</td>
<td>192</td>
</tr>
<tr>
<td>3. Packaging and Testing</td>
<td>193</td>
</tr>
<tr>
<td>E. Reliability Considerations</td>
<td>194</td>
</tr>
<tr>
<td>F. References</td>
<td>197</td>
</tr>
<tr>
<td>VII. TASK 6: RECOMMENDATIONS FOR IMPLEMENTATION</td>
<td>199</td>
</tr>
<tr>
<td>A. Scope</td>
<td>199</td>
</tr>
<tr>
<td>B. Target Programs</td>
<td>199</td>
</tr>
<tr>
<td>1. Large Structures</td>
<td>200</td>
</tr>
<tr>
<td>2. Electronically Adjustable Components</td>
<td>200</td>
</tr>
<tr>
<td>3. Ternary-Compound Amplifiers</td>
<td>201</td>
</tr>
<tr>
<td>4. Gigabit-Rate Components</td>
<td>201</td>
</tr>
<tr>
<td>5. Millimeter-Wave Components</td>
<td>202</td>
</tr>
<tr>
<td>6. Personal Communications/Mobile Systems</td>
<td>202</td>
</tr>
<tr>
<td>C. Technology-Development Program Recommendations</td>
<td>202</td>
</tr>
<tr>
<td>VIII. CONCLUDING REMARKS</td>
<td>214</td>
</tr>
<tr>
<td>EXECUTIVE SUMMARY</td>
<td>E1</td>
</tr>
</tbody>
</table>
LIST OF ILLUSTRATIONS

Figure | Description | Page
-------|-------------|------
III-1 | The horizontal Bridgman technique for GaAs with the temperature profile in the double furnace | 19
III-2 | Schematic of LEC system | 21
III-3 | Two-bubbler AsCl$_3$/Ga/H$_2$ CVD system [46] | 30
III-4 | Schematic representation. (a) Vapor hydride apparatus for GaAs growth. (b) Quaternary reactor tube | 34
III-5 | Schematic diagram of a molecular-beam epitaxy system | 36
III-6 | Multiple-implant profiles in SI GaAs:atomic profile by SIMS, carrier concentration, calculated profile, and mobility profile shown | 48
III-7 | Real and imaginary parts of the impedance of a typical transferred-electron device vs frequency | 55
III-8 | Reflection amplifier using two-terminal negative-resistance devices | 56
III-9 | Equivalent circuit of a negative-resistance microwave two-terminal oscillator | 57
III-10 | State of the art (Feb 1982) of two-terminal cw devices (output power). GaAs FET data shown to indicate inroads made by three-terminal devices | 58
III-11 | State of the art (efficiency) of two-terminal cw microwave devices. GaAs FET data also shown to indicate inroads made by three-terminal devices | 59
III-12 | AM noise characteristics of millimeter-wave IMPATT and Gunn oscillators [83] | 59
III-13 | Low-duty-cycle pulsed operation of single-package, two-terminal microwave devices - peak power | 60
III-14 | Low-duty-cycle operation of single-package, two-terminal microwave devices - pulsed efficiency | 61
III-15 | GaAs FET configurations. (a) Equivalent circuit of a Schottky-barrier FET superimposed on the cross section of the transistor (b) FET equivalent circuit | 65
<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>III-16</td>
<td>Minimum noise figure of GaAs FETs (late 1981 data). Number in parentheses is gate length. Best 1977 data shown to indicate progress. Theoretical curve for 0.25-μm gate-length GaAs FET also shown</td>
<td>67</td>
</tr>
<tr>
<td>III-17</td>
<td>The data of figure III-16 converted to noise measure</td>
<td>69</td>
</tr>
<tr>
<td>III-18</td>
<td>FET cross section</td>
<td>71</td>
</tr>
<tr>
<td>III-19</td>
<td>Noise figure of GaAs FETs as a function of frequency computed for different device parameters by Fukui [96]</td>
<td>72</td>
</tr>
<tr>
<td>III-20</td>
<td>Noise figure vs gate metallization thickness for 0.25-μm FET</td>
<td>73</td>
</tr>
<tr>
<td>III-21</td>
<td>Cryogenic low-noise amplifiers (~1979-1980) [99]</td>
<td>75</td>
</tr>
<tr>
<td>III-22</td>
<td>Noise figure of commercial low-noise GaAs FETs (1979-1980) as a function of temperature [99]</td>
<td>75</td>
</tr>
<tr>
<td>III-23</td>
<td>Si-bipolar-transistor (classic amplifier) state of the art. GaAs FET (Class A or AB) points shown for reference</td>
<td>77</td>
</tr>
<tr>
<td>III-24</td>
<td>GaAs power-FET performance (~1982)</td>
<td>78</td>
</tr>
<tr>
<td>III-25</td>
<td>Representative FET geometries [101]. (a) Flip-chip-mounted GaAs FET. (b) Plated-heat-sink FET. (c) Via-hole source-grounded power GaAs FET</td>
<td>80</td>
</tr>
<tr>
<td>III-26</td>
<td>Schematic representation of the I-V characteristic of a power GaAs FET showing the important variables for power [101]</td>
<td>81</td>
</tr>
<tr>
<td>III-27</td>
<td>Lumped-element amplifier [107]. (a) Topology. (b) Realization</td>
<td>83</td>
</tr>
<tr>
<td>III-28</td>
<td>Propagation delay vs interconnection capacitance for various technologies; 2-input NOR gate, fan-out = 2, gate length = 1 μm [128]. (a) At gate dissipation, $P_D = 1$ mW (typical LSI). (b) At $P_D = 0.2$ mW (typical VLSI)</td>
<td>91</td>
</tr>
<tr>
<td>Figure</td>
<td>Description</td>
<td>Page</td>
</tr>
<tr>
<td>--------</td>
<td>-----------------------------------------------------------------------------------------------------------------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>III-29</td>
<td>Comparison of characteristics of GaAs silicon and short-channel MESFETs, and silicon NMOS drain current vs gate voltage (above threshold). In the MESFETs, the effective source-drain channel length equals the gate length, whereas in the NMOS devices it is shorter (as low as 0.3 μm for the L = 0.7 μm NMOS devices). GaAs HEMT devices have even sharper turn-on characteristics, and achieve $g_m = 409 \text{ mS/mm}$ transconductance with L = 1.7 μm (at 77 K) [128] ............... 93</td>
<td></td>
</tr>
<tr>
<td>III-30</td>
<td>Basic circuit configurations for buffered FET logic [76]. (a) Basic inverter circuit. (b)-(e) Options for the input section for NOR, NAND, and combined NAND-NOR functions .................................................................................. 95</td>
<td></td>
</tr>
<tr>
<td>III-31</td>
<td>Comparison of 1-, 2- and 3-level SDFL gate configurations. All FETs are depletion-mode, typically $-1.5 &lt; V_D &lt; -0.5 \text{ V}$; unshaded diodes are very small high-speed-switching Schottky diodes; shaded diodes are larger-area, higher-capacitance voltage-shifting diodes [76] ...... ............... ... 96</td>
<td></td>
</tr>
<tr>
<td>III-32</td>
<td>Cutaway view of a planar GaAs IC showing a dual-gate FET, a diode, and interconnects [76] ............................................... 97</td>
<td></td>
</tr>
<tr>
<td>III-33</td>
<td>Enhancement-mode MESFET or JFET-DCFL circuit. (a) Resistor load. (b) Depletion load ......................................................... 99</td>
<td></td>
</tr>
<tr>
<td>III-34</td>
<td>Quasi-normally-off (LPFL) inverter [139] ................................................................................................................................. 101</td>
<td></td>
</tr>
<tr>
<td>III-36</td>
<td>Schematics showing the evolution of GaAs technology from the simple mesa-epitaxial D-MESFET to the present sophisticated planar multiply-implanted GaAs IC [76] ...... ................................................................. 106</td>
<td></td>
</tr>
<tr>
<td>III-37</td>
<td>Two-stage amplifier module ................................................................................................................................. 112</td>
<td></td>
</tr>
<tr>
<td>Figure</td>
<td>Description</td>
<td>Page</td>
</tr>
<tr>
<td>----------</td>
<td>-----------------------------------------------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>III-38</td>
<td>Photograph of batch-fabricated chip containing two-stage amplifiers (see fig. III-37)</td>
<td>113</td>
</tr>
<tr>
<td>III-39</td>
<td>Details of amplifier fabricated on beryllia substrate, shown in figure III-38</td>
<td>114</td>
</tr>
<tr>
<td>III-40</td>
<td>Monolithic MIC phase shifter [148]</td>
<td>115</td>
</tr>
<tr>
<td>III-41</td>
<td>Computed performance of FETs, including velocity overshoot</td>
<td>117</td>
</tr>
<tr>
<td>III-42</td>
<td>Electron mobility of $Ga_{0.47}In_{0.53}As$ at 300 K as a function of carrier concentration [150]</td>
<td>118</td>
</tr>
<tr>
<td>III-43</td>
<td>A schematic representation of the band structure of a modulation-doped GaAs/AlGaAs heterojunction</td>
<td>122</td>
</tr>
<tr>
<td>III-44</td>
<td>A schematic cross section of modulation-doped heterostructures. (a) AlGaAs layer at the surface. (b) GaAs layer at the surface</td>
<td>122</td>
</tr>
<tr>
<td>III-45</td>
<td>HEMT (or TEGFET) structure</td>
<td>123</td>
</tr>
<tr>
<td>III-46</td>
<td>Gain-bandwidth product vs gate length [151]</td>
<td>127</td>
</tr>
<tr>
<td>III-47</td>
<td>Three-dimensional drawing of a GaAs PBT. A grating made from a 300-Å-thick film of tungsten is embedded in the single crystal. The electrons flow from the emitter layer to the collector layer through the openings in the grating [175]</td>
<td>128</td>
</tr>
<tr>
<td>III-48</td>
<td>Planar-doped barrier device [177]. (a) Structure. (b) Impurity profile. (c)-(e) Charge, field, and energy diagrams</td>
<td>130</td>
</tr>
<tr>
<td>IV-1</td>
<td>Power amplifier reliability comparison (satellite transponder 3.7-4.2 GHz)</td>
<td>147</td>
</tr>
<tr>
<td>IV-2</td>
<td>Active antenna array</td>
<td>148</td>
</tr>
<tr>
<td>IV-3</td>
<td>Projection of overall amplifier efficiency using GaAs FETs at 12 GHz</td>
<td>149</td>
</tr>
<tr>
<td>IV-4</td>
<td>Direct integration of amplifiers with solar panels</td>
<td>150</td>
</tr>
<tr>
<td>IV-5</td>
<td>Proposed arrangement for focusing sunlight onto back of antenna array</td>
<td>151</td>
</tr>
<tr>
<td>Figure</td>
<td>Description</td>
<td>Page</td>
</tr>
<tr>
<td>--------</td>
<td>-------------</td>
<td>------</td>
</tr>
<tr>
<td>IV-6.</td>
<td>Eight-pole 12-GHz waveguide filter</td>
<td>155</td>
</tr>
<tr>
<td>IV-7.</td>
<td>Active tunable resonator element. (a) Construction. (b) Equivalent circuit</td>
<td>157</td>
</tr>
<tr>
<td>IV-8.</td>
<td>Experimental two-stage tunable X-band filter</td>
<td>158</td>
</tr>
<tr>
<td>IV-9.</td>
<td>Single-element, fixed-frequency active filter</td>
<td>159</td>
</tr>
<tr>
<td>IV-10.</td>
<td>Solid-state power amplifier for satellite transponder</td>
<td>160</td>
</tr>
<tr>
<td>IV-11.</td>
<td>Schematic diagram of two-stage miniature beryllia amplifier</td>
<td>163</td>
</tr>
<tr>
<td>IV-12.</td>
<td>12-GHz lumped-element high-efficiency amplifier</td>
<td>164</td>
</tr>
<tr>
<td>V-1.</td>
<td>Velocity-field characteristics of various semiconductors</td>
<td>170</td>
</tr>
<tr>
<td>V-2.</td>
<td>Breakdown field vs carrier density for GaAs and Si</td>
<td>171</td>
</tr>
<tr>
<td>V-4.</td>
<td>State-of-the-art performance of GaAs low-noise FET as of February 1982</td>
<td>175</td>
</tr>
<tr>
<td>V-5.</td>
<td>State-of-the-art performance of Gunn (TED) and IMPATT devices as of February 1982</td>
<td>176</td>
</tr>
<tr>
<td>V-6.</td>
<td>Thermal impedance as a function of uniform gate-to-gate spacing (G) for various substrate thicknesses (C) and gate finger widths (W). Backside-mounted (solid lines) and flip-chip mounted (dashed lines) configurations are included. For these graphs, k = 0.038 W/°C·mm [2]</td>
<td>177</td>
</tr>
<tr>
<td>V-7.</td>
<td>d- and e-mode MESFETs and logic gates</td>
<td>179</td>
</tr>
<tr>
<td>VI-1.</td>
<td>8.5-W C-band microwave-IC SSPA</td>
<td>184</td>
</tr>
<tr>
<td>VI-2.</td>
<td>I-V characteristics of depletion-mode MISFET</td>
<td>188</td>
</tr>
</tbody>
</table>
LIST OF TABLES

<table>
<thead>
<tr>
<th>Table</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>II-1. Extensions of Currently Planned Systems</td>
<td>6</td>
</tr>
<tr>
<td>II-2. Systems Using Advanced Modulation Concepts</td>
<td>8</td>
</tr>
<tr>
<td>III-1. Commercially Available Boat-Grown SI GaAs</td>
<td>20</td>
</tr>
<tr>
<td>III-2. Commercially Available LEC SI GaAs</td>
<td>23</td>
</tr>
<tr>
<td>III-4. Characteristics of Commercial SI InP Substrates</td>
<td>28</td>
</tr>
<tr>
<td>III-5. Semiconductor Grown by MBE [67]</td>
<td>36</td>
</tr>
<tr>
<td>III-6. In situ Analytical Techniques [67]</td>
<td>39</td>
</tr>
<tr>
<td>III-7. Promising Dopants [67]</td>
<td>41</td>
</tr>
<tr>
<td>III-8. Comparison of Epitaxial-Growth Technologies</td>
<td>43</td>
</tr>
<tr>
<td>III-9. Summary of Electrical Characteristics of GaAs Implanted with n- and p-Type Impurities (70)</td>
<td>47</td>
</tr>
<tr>
<td>III-10. Current Status and Trends</td>
<td>49</td>
</tr>
<tr>
<td>III-11. Discrete III-V Compound Active Microwave Devices</td>
<td>53</td>
</tr>
<tr>
<td>III-12. Advantages of Three-Terminal over Two-Terminal Devices for Amplifiers</td>
<td>54</td>
</tr>
<tr>
<td>III-13. Commercial Si-IMPATT and GaAs TED Amplifiers [84]</td>
<td>62</td>
</tr>
<tr>
<td>III-14. IMPATT Amplifier Performance</td>
<td>63</td>
</tr>
<tr>
<td>III-16. Advantages of FET Amplifiers over TWTAs</td>
<td>76</td>
</tr>
<tr>
<td>III-17. Summary of rf Requirements and Performance for Two Engineering Models of GaAs FET SATCOM Amplifier [86]</td>
<td>85</td>
</tr>
<tr>
<td>III-18. Space-Qualified GaAs FETs</td>
<td>88</td>
</tr>
<tr>
<td>III-19. Two-Input MESFET NOR Gate</td>
<td>90</td>
</tr>
<tr>
<td>III-20. Ring Oscillators</td>
<td>103</td>
</tr>
<tr>
<td>III-21. GaAs FET Frequency Dividers</td>
<td>104</td>
</tr>
<tr>
<td>III-22. Monolithic Microwave Integrated Circuits (MMICs)</td>
<td>109</td>
</tr>
<tr>
<td>III-23. Comparison of Si, GaAs, and GaInAs for Logic Applications</td>
<td>119</td>
</tr>
<tr>
<td>III-24. RCA Ga_{0.47}In_{0.53}As Microwave MISFET Performance [161]</td>
<td>120</td>
</tr>
</tbody>
</table>
LIST OF TABLES (Continued)

<table>
<thead>
<tr>
<th>Table</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>III-25.</td>
<td>Effect of Gate Length on GaAs MESFET Cut-Off Frequency [173]</td>
<td>127</td>
</tr>
<tr>
<td>IV-1.</td>
<td>Dielectric Resonator Materials</td>
<td>156</td>
</tr>
<tr>
<td>V-1.</td>
<td>Comparison of e-Mode and d-Mode Logic</td>
<td>180</td>
</tr>
<tr>
<td>V-2.</td>
<td>Performance of 1.0-μm Gate-Length d-Mode MESFETs in Ring Oscillators</td>
<td>181</td>
</tr>
<tr>
<td>V-3.</td>
<td>Performance of 1.0-μm Gate-Length e-Mode MESFETs in Ring Oscillators</td>
<td>181</td>
</tr>
<tr>
<td>VI-1.</td>
<td>Ga$<em>{0.47}$In$</em>{0.53}$As MISFET rf Performance</td>
<td>188</td>
</tr>
<tr>
<td>VII-1.</td>
<td>Target Programs</td>
<td>200</td>
</tr>
</tbody>
</table>
SUMMARY

III-V compounds are likely to find increased use in future space communications systems, for which more sophisticated, faster microwave solid-state devices will be required. Future large-antenna systems in space, frequency-hopping and other spread-spectrum systems, "wrist watch" transponders for personal communications, intersatellite links, and the increased pressures for more efficient spectrum utilization by sophisticated modulation schemes, as well as the use of "reconfigurable" space transponders, will require components that can be obtained only by advances in the technology of III-V semiconductor materials.

An exhaustive survey of the present state of the art in III-V device technology indicates the trends toward higher power and frequency in present GaAs FETs and also the emerging new technologies in ternary compounds, permeable-base structures, and quasi-ballistic transistors. In gigabit-rate digital monolithic circuits, required for future digital communications systems, enhancement-mode logic components offer distinct advantages over circuits in which depletion-mode elements are used.

Fully monolithic and "miniature hybrid" circuits offer alternatives for use in modules employed in antenna arrays. The concept of employing microwave antenna elements and solar cells on two sides of a single "blanket" deployed in space offers simplification in primary power distribution, but a relatively complicated arrangement for keeping the antenna and the solar array pointed to the Earth and the Sun, respectively. Such systems may prove attractive for intersatellite links.

A number of recommendations for technology exploration and advancement programs, including alternative approaches, are presented. In the device area, there is need to establish limits in the frequency and linearity of three-terminal devices using advanced technologies: ternary-compound materials, permeable-base structures, and quasi-ballistic transistors. In the digital area, enhancement-mode logic circuits need to be developed. Monolithic and/or miniature-hybrid antenna modules will be required for future large space structures. A "wrist-watch" transponder for personal communications is an exciting subsystem of the future.
I. INTRODUCTION

This report presents the findings of a 12-month study of the state of technology in the field of advanced III-V semiconductors, and of the impact of that technology on future space communication systems. Following the program format outlined by NASA, the study was pursued in terms of distinct tasks, as follows:

Task 1: Space Communications Applications
Task 2: Present Status of Technology
Task 3: Competing Technologies
Task 4: Fundamental Limits
Task 5: Problems in Implementation
Task 6: Recommendations for Implementation

In general, the investigations followed the plan developed in the original proposal. The two deviations from that plan concerned Tasks 1 and 2:

In Task 1, it was originally envisaged that future space communications systems could be identified on the basis of existing planning documents in sufficient detail to make possible the development of broad component "specifications," which would then serve as the background for Tasks 3, 4, and 5. This did not prove possible, since few plans offering sufficiently precise projections - in terms of frequency, concept, or system architecture - could be gleaned from the literature. Thus, instead of very specific component specifications, the needs identified in Task 1 were broader in scope, based on subjective projections of what technical innovations future systems might contain, either in terms of evolutionary progress from present thinking (e.g., "large structures") or as a result of basic changes in technical approach (e.g., "reconfigurable transponder").

Although originally planned as one of a number of "coequal" tasks, it became apparent that Task 2 (Present Status of Technology) could well serve as the single most important task, central to the study. We therefore allowed (with the concurrence of the contract monitor) the expansion of this effort in terms of both scope and allocated time. Section III is the comprehensive report of this expanded investigation.

Portions of this report (Sections II, III, IV, and V) have been presented in summary form at program review meetings at NASA/LRC and RCA Laboratories.
The various tasks were treated as separate studies by different investigators, as planned in the proposal. The findings for each task are presented in the following sections of this final report.
II. TASK 1: SPACE COMMUNICATIONS APPLICATIONS

Attempts to predict technology trends are always difficult, particularly when the technology area is not mature, so that inventions (which obviously cannot be used in the projections) may dramatically change the course of its application and the directions of the technology itself. In the microwave area, this has been the case in the past, and the solid-state microwave field has been particularly elusive in terms of accurate predictions of trends in component development and applications.

It was the original intent to define, through the effort of Task 1, future space communications applications in sufficient detail to enable the development of component specifications - in terms of such parameters as frequency, function, mechanical characteristics and reliability - to serve as a basis for the Study. This did not prove feasible because of the lack of existing planning information on which such specification could be based. It was, of course, possible to invent "future systems" solely for the purpose of defining the components they might require. Based on the program objectives, as discussed during an early planning meeting with NASA/LRC personnel (in September 1981), namely, the preparation of recommendations for NASA sponsorship of new broad technology development programs (rather than those for specific components) for future space communication systems, it was judged more productive to attempt to project future systems in terms of their more general characteristics and to extract new technological needs for systems so defined.

As a result of literature searches, meetings with personnel from technical and operating activities both within and outside RCA, and interviews with various individuals, the projections of future systems fell into three main categories:

1. Systems that were logical extensions of systems currently being planned for the 1985-1995 time slot.
2. Systems in which new types of modulation schemes would be employed.
3. Novel system concepts that may strongly impact future space communications.
A. EVOLUTIONARY SYSTEMS CONCEPTS

Systems that are likely to evolve from those currently being planned for deployment in the 1985-1995 time frame are summarized in Table II-1.

1. Large-Antenna Systems

Large structures for space are prominent in the present planning of both U.S. and European communications specialists. Some of these structures are merely assemblages of "normal" antenna and transponder systems. However, those containing large, multielement antennas may require extensions of known technologies. As indicated in Table II-1, large, multielement antennas may be used to generate fixed, switched, or steerable microwave beams; to reduce unwanted sidelobes; or simply to combine power from a multitude of low-power transmitting elements. From the component standpoint, such antennas will require sophisticated solid-state modules with self-contained control elements (phase, amplitude) as well as sophisticated on-board switching arrangements, most probably with dual-gate III-V-compound FETs.

2. Satellite Crosslinks

Crosslinks between communications satellites in geostationary orbit have been proposed, both for simplifying transmission problems (elimination of multi-hop between Earth stations and spaceborne transponders) and achieving better security. Millimeter-wave or laser systems (see note below) are attractive, since atmospheric attenuation problems that may preclude the use of such a system in Earth links are nonexistent in space, relatively low power levels may suffice, and well-behaved beams can be generated with antennas of "reasonable size."

In the millimeter-wave range, reliable transmitter and receiver components will be required, and the hybrid-vs-monolithic tradeoffs will have to be evaluated once the specific frequencies are selected. For laser-based systems, component development extending present research into solid-state lasers, radiation-resistant lasers, modulation voltages, and - most important - power-combining techniques would have to be pursued.

Note: Although laser systems are beyond the scope of this study, they are briefly mentioned here because (a) they functionally overlap the study's areas
<table>
<thead>
<tr>
<th>Feature</th>
<th>Function</th>
<th>Component Requirement</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. Large Antenna</td>
<td>• In-space power combining</td>
<td>Solid-state antenna module:</td>
</tr>
<tr>
<td></td>
<td>• Beam steering</td>
<td>Conformal</td>
</tr>
<tr>
<td></td>
<td>• Low-sidelobe beams</td>
<td>Include gain/</td>
</tr>
<tr>
<td></td>
<td>• Switched beams</td>
<td>power control</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Include phase</td>
</tr>
<tr>
<td></td>
<td></td>
<td>shifter</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Linearity defined</td>
</tr>
<tr>
<td>2. Crosslink Systems</td>
<td>• Improving frequency reuse</td>
<td>Microwave switch:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Multirow/port</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Remotely activated</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Dual-gate FET</td>
</tr>
<tr>
<td>3. SSB Voice Systems</td>
<td>• Spectrum utilization</td>
<td>Millimeter-wave</td>
</tr>
<tr>
<td></td>
<td></td>
<td>module:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Hybrid-monolithic</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Wideband</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Fixed power/gain</td>
</tr>
<tr>
<td>4. Aerostat Systems</td>
<td>• Local coverage by captive platform</td>
<td>Laser transmitter/</td>
</tr>
<tr>
<td></td>
<td></td>
<td>receiver:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Solid-state laser</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Modulator/</td>
</tr>
<tr>
<td></td>
<td></td>
<td>detector</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Receiver components</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Laser power-</td>
</tr>
<tr>
<td></td>
<td></td>
<td>combining techniques</td>
</tr>
<tr>
<td>5. Digital Systems</td>
<td>• High-speed signal processing</td>
<td>Superlow-noise</td>
</tr>
<tr>
<td></td>
<td></td>
<td>mixers</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Conformal antenna</td>
</tr>
<tr>
<td></td>
<td></td>
<td>modules:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Power/cost tradeoff</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Near-field</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(tubular) beam</td>
</tr>
<tr>
<td></td>
<td></td>
<td>generation</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Gigabit logic</td>
</tr>
<tr>
<td></td>
<td></td>
<td>components</td>
</tr>
</tbody>
</table>
of technical concern and (b) the solid-state lasers do use III-V materials.

3. Single-Sideband (SSB) Systems

SSB wire systems are attractive from the standpoint of spectrum utilization. As indicated, special mixers may be required for such systems.

4. Aerostat Systems

It has been proposed that captive platforms hovering over a densely populated area (e.g., a large city) would be used to advantage for local traffic, possibly in an interactive mode of operation. For this type of system, a conformal antenna array would likely be required, which would generate a near-field tubular beam with practically no "spill-over" beyond the coverage area.

5. Digital Signal Processing

Digital signal processing is likely to dominate space communication systems of the future. Logic components capable of operation at gigabit/s rates will be required.

B. SYSTEMS USING ADVANCED MODULATION CONCEPTS

Systems in which advanced modulation schemes will be utilized are summarized in table II-2. Spread-spectrum techniques are particularly important in light of the recent FCC Notice of Inquiry (Gen. Docket No. 81-413, Sept. 15, 1981). Depending on the type of system used in a particular communications satellite (multicode vs single-code; frequency hopping between transponders; the type of multiplexing arrangements employed), special filters, switches, and subsystems may well be needed. In particular, the amplifier linearity requirements of a single-carrier spread-spectrum channel need to be studied and defined, and a transponder containing such amplifiers needs to be configured and tested.

Quadrature-amplitude (Q-A) modulation may provide a means of significantly increasing the use of an allocated frequency slot. This type of modulation scheme will depend on the technical feasibility (and economics) of developing "superlinear" power amplifiers without incurring unacceptable penalties in power-added efficiency. This problem - the tradeoff between bandwidth and linearity on the one hand and efficiency on the other - will require thorough theoretical and experimental exploration.
TABLE II-2. SYSTEMS USING ADVANCED MODULATION CONCEPTS

<table>
<thead>
<tr>
<th>Feature</th>
<th>Function</th>
<th>Component Requirement</th>
</tr>
</thead>
<tbody>
<tr>
<td>Spread-Spectrum Multiple-Carrier Techniques</td>
<td>• Better spectrum utilization A/J (military)</td>
<td>Special amplifiers (broadband) of still undetermined linearity</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Special transponder components (filters, multiplexers)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Multicode single-code devices</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Switching between transponders for frequency hopping</td>
</tr>
<tr>
<td>Q-A (Quadrature-Amplitude) Modulation</td>
<td>• Better frequency utilization</td>
<td>&quot;Superlinear&quot; amplifier development</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Gigabit-rate signal processing</td>
</tr>
</tbody>
</table>

C. NEW CONCEPTS IN COMMUNICATION SATELLITES

The concept of a "reconfigurable transponder" (see table II-3) may prove to be of considerable significance in future systems. The idea involves adapting a spaceborne transponder for the transmission of particular signals upon command from a control station on Earth. Thus a transponder may be reconfigured to carry a TV signal rather than a multiplicity of voice signals; it may be changed from a single-carrier unit to a multicarrier transmitter; or the power it transmits may be adjusted upward or downward for a particular transmission. The basic technology for such an arrangement may already exist: Dual-gate FETs are capable of amplitude/gain control over wide ranges, while bandwidth control may be achieved by the use of switched filter stages or electronically adjustable active filters.

The other new concept that may be applied in communication satellites of the future is that of the RCA Solar Microwave Array Technology (SMART), also called "solar blanket" or "sandwich concept" in the past. The idea involves a structure having solar cells on one side and microwave modules on the other, so that dc power distribution problems are eliminated, graceful degradation of the
antenna array is achieved, and different beam shapes can be obtained by proper phasing of the antenna element clusters. The major problem with such an arrangement is the necessity of simultaneously maintaining solar illumination on the solar-cell side of the structure and orientation toward the Earth (or another satellite) of the microwave-module side. Mechanical solutions to this problem have been worked out, but they will need detailed design and experimental verification. As to the SMART concept itself, extensive technology development for a specific application will be required. An intersatellite link operating at a millimeter wavelength and requiring relatively little power may well serve as the test structure for demonstrating the feasibility of this approach.

**TABLE II-3. SYSTEMS USING NEW CONCEPTS**

<table>
<thead>
<tr>
<th>Feature</th>
<th>Function</th>
<th>Component Requirement</th>
</tr>
</thead>
<tbody>
<tr>
<td>&quot;Reconfigurable Transponder&quot;</td>
<td>- Multifunction satellites</td>
<td>Electronic control of transponder bandwidth</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Electronic control of transponder power</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Electronic control of transponder linearity (gain)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Constant-efficiency devices</td>
</tr>
<tr>
<td>SMART (Solar Microwave Array Technology)</td>
<td>- Simplify thermal, voltage-distribution, and power-combining problems of large arrays</td>
<td>Back-to-back solar-cell/microwave module</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Reconciliation of solar/microwave orientations</td>
</tr>
</tbody>
</table>

**D. BIBLIOGRAPHY**


(Executive Summary, Vols. IA, IB, II, and III.)

NASA: Space Research and Technology Program and Specific Objectives.
Fiscal Year 1982.


III. TASK 2: PRESENT STATUS OF TECHNOLOGY

This section reviews the present status of III-V compound technology as it pertains to space communications systems. Emphasis has been placed on materials and discrete device technology since this forms the basis of microwave and digital integrated circuits. We have attempted to project future trends and have included a section on the exploratory development that is being undertaken in many laboratories.

The field of III-V compound microwave and gigabit-rate logic technology is currently very active. We have tried to include most of the results published up to early 1982. The trends discussed in this section are believed to be reasonably accurate; some better data may be available that we have missed. The extensive literature references provided are representative rather than complete or in historical order.

We believe that a major change is occurring in III-V compound technology. The major attraction of GaAs for microwave and gigabit-rate digital ICs until recently was mainly the superior semiconducting properties of GaAs and not its fabricating technology. New materials growth techniques such as molecular-beam epitaxy (MBE) and metal/organic chemical-vapor deposition (MOCVD) permit an unprecedented complexity, flexibility, and diversity in III-V compound growth. This technological strength, in addition to superior fundamental semiconducting properties, promises to make III-V compound research an exciting and useful endeavor in the mid-1980 to 2000 time frame.

A. MATERIALS TECHNOLOGY

1. Bulk Growth of Semi-Insulating (SI) GaAs and InP

The demand for GaAs substrates is currently being dictated by microwave and gigabit-rate logic applications. With the development of the GaAs FET and the evolution of technology toward an integrated-circuit format for both linear microwave and gigabit-rate logic applications, this demand is for the semi-insulating (SI) form of GaAs. These developments have led to a renewed interest in both the technology of bulk SI GaAs growth and the physics of SI GaAs. The first conference on semi-insulating III-V materials, attesting to the research activity in this area, was held in Nottingham, England, in 1980 [1]; the second conference was held in April 1982, in France.
Before these developments, the driving force behind the bulk growth of GaAs was the demand for highly conducting \( n^+ \) substrates for light-emitting diodes (LEDs). The LED substrate requirements are much less stringent than for microwave applications, and the most popular methods for substrate growth were the "boat growth," horizontal Bridgman, or gradient-freeze techniques. Some liquid-encapsulated Czochralski (LEC) substrates were also available but the boat-growth methods were more economical and adequate for LEDs and microwave devices that use \( n^+ \) substrates (discrete transferred-electron devices and IMPATTs). The inadequacies of \( n^+ \) substrates could also be overcome very easily by the epitaxial growth of an \( n^+ \) "buffer" layer. At that time the demand for SI GaAs was not very high; the material was used for making samples for Van der Pauw measurements and for some research carried out on GaAs FETs.

With the development of the GaAs FET and the demonstration of its potential for low-noise and medium-power amplifiers, linear ICs, and gigabit-rate logic ICs, the demand for SI GaAs increased. Until recently, most SI GaAs was obtained by adding sufficient Cr to the melt to render the material insulating. Boat-grown, Cr-doped GaAs was not very reproducible, being sometimes semi-insulating, sometimes p type, and often with different spatially segregated regions. Other problems include surface conversion during epitaxial growth, fast-diffusing deep-level acceptors, etc., leading to poor electron mobility particularly at the active layer-substrate interface. The development of ion implantation into SI GaAs has put even more stringent requirements on the uniformity and stability of the substrate. This has led to increased effort on both Bridgman and LEC systems to improve substrate quality. A development that promises to have a major impact on SI GaAs growth is the Melbourn high-pressure LEC puller manufactured by Metals Research, Ltd., England. This crystal puller was developed at Metals Research and relies strongly on the research effort at the Royal Signals and Radar Establishment, England.

a. Substrate Requirements

Before a brief description of current research in bulk GaAs growth, the major requirements on SI GaAs substrates for microwave and gigabit-rate logic are presented.

(1) The most obvious requirement is that an ample supply of reproducible, large-area (~80-mm diam) substrates be available. A number of systems houses (captive supply) and vendors have invested in LEC equipment, and a larger
quantity of SI GaAs substrates is now becoming available. Despite promising indications about improving quality, problems still occur intermittently.

(2) The resistivity of the SI GaAs substrates must be sufficiently high ($\rho \geq 10^7 \ \Omega\cdot\text{cm}$) and must not degrade after processing steps such as epitaxy and/or ion implantation and annealing. Current research indicates that this requirement implies that the background shallow donor and acceptor levels should be sufficiently low ($<10^{15} \ \text{cm}^{-3}$) [2,3].

(3) Obviously the crystal perfection should be high, especially insofar as growth imperfections such as stacking faults, inclusions, precipitates, twins, low angle boundaries, etc. are concerned. Intuitively, one would also like the dislocation density to be as low as possible. The effect of dislocation density on device yield and performance has not yet been unambiguously established.* It is plausible, however, that dislocations may act as sinks for impurities and contribute to anomalous rapid diffusion processes and impact device and IC reliability [4]. Currently, boat-grown and LEC SI GaAs have dislocation densities in the ranges of $10^3$-$10^4$ and $10^4$-$10^5 \ \text{cm}^{-2}$, respectively.

(4) The substrate should allow the generation of abrupt carrier profiles with high and controlled electrical activation and high carrier mobility by ion implantation and anneal. This operational requirement is dependent upon the previous factors and is also a function of the implantation and annealing technique.

(5) Another operational requirement is that there be minimum trap-related phenomena at the active layer-substrate neighboring devices [7]. Since deep traps are used to render the substrate semi-insulating, some backgating may be unavoidable and may have to be compensated for by device and/or circuit design. This is hampered by the fact that these effects vary from ingot to ingot. In fact, if the crystal is grown in a direction different from $<100>$ and then (100)-oriented wafers are cut, it will consist of regions freezing at different times during growth. Trap-related effects may then vary across a substrate wafer. This requirement is thus related to the previous ones, particularly that of reproducibility.

*A recent publication, Nanishi et al., Jpn J. Appl. Phys., vol. 21, no. 6, June 1982, pp. L335-L337, indicates that nonuniform threshold voltage distribution in GaAs FETs is related to the dislocation density distribution.
As the quality of SI GaAs substrates improves and more complex ICs emerge, new requirements arise. One requirement is the availability of large-area (60- to 80-mm diam) regularly shaped wafers. Most semiconductor processing equipment is developed for Si-based devices and handles circular wafers. Boat-grown SI GaAs usually has a characteristic D shape; some rectangular crystals are now becoming available [8]. <111>-pulled LEC SI GaAs when cut to (100) has an elliptical shape. Recent work has shown that LEC <100>-pulled crystals of high quality can be grown to yield circular (100) wafers 60-80 mm in diameter, that can be provided with a <110> flat - looking much like a conventional Si substrate [2,3].

The above fundamental and operational requirements must be met before a viable and cost-effective microwave and gigabit-rate technology can be realized. The theoretical understanding of SI GaAs must improve so that growth technology can be refined. As discussed by White [9], this is a circular requirement, since reproducible SI GaAs of good crystal quality must be available before one can characterize the wafers with confidence. Empirical research has now reached a stage wherein a more systematic approach to the development of SI GaAs growth can be undertaken.

b. Bulk Growth of SI GaAs

The bulk growth of SI GaAs is described briefly to provide a baseline for discussing current research. This description is not meant to be exhaustive.

The intrinsic carrier concentration in GaAs at room temperature (300 K) is about 2-3x10^7 cm^-3 [10]. Barring some unforeseen breakthrough, the control on impurities required to grow intrinsic material does not appear feasible in the near future. In fact, the control on shallow donors and acceptors at a 10^{15}-cm^-3 level to achieve so perfect a compensation so as to pin the Fermi level at midband is unlikely. The most common method for realizing SI GaAs would still be the use of deep acceptors (donors) to more than account for the net residual shallow donors (acceptors). The most common deep-level impurities are Cr acceptors, O donors, and deep-level native defects (e.g., EL2 [2]). The theoretical modeling of SI GaAs is complex because of the multivalent nature of impurities such as Cr [9,11,12]. The invited papers at the 1980 Conference on Semi-insulating III-V Compounds deal with these problems in some detail with many references [1]. At any rate, it is clear that one major requirement is to minimize the net shallow impurity levels in bulk-grown GaAs to 10^{15} cm^-3 or
lower so that a minimum, controlled amount of deep-level impurities can be introduced to obtain stable and reproducible SI ingots. The most common shallow-level impurity is Si, usually from the quartz growth equipment.

GaAs growth technology is considerably more complex than that of Si since one is dealing with binary-phase equilibria and a highly volatile (As) component. Accurate control of As vapor pressure is necessary to maintain GaAs stoichiometry and crystal perfection. The growth process consists of two basic steps: First, GaAs is compounded by the use of ultrahigh-purity Ga and As. This is followed by single-crystal growth.

1. Boat Growth: In this method the compounding is carried out by reacting 6/9's Ga with As vapor (generated from 6/9's As) at elevated temperatures in sealed high-purity quartz ampoules. Typically, an As reservoir at one end of the ampoule is heated to about 600°C, resulting in about 1 atm of As vapor pressure. The control of As vapor pressure is essential for obtaining stoichiometric GaAs [13]. The As vapor reacts at about 1260°C with Ga metal located in a quartz boat at the other end of the ampoule. After complete reaction of Ga, single-crystal growth is started by programmed cooling (gradient-freeze technique) or by moving either the furnace or ampoule to provide the requisite temperature gradient (horizontal Bridgman). The melt can also be seeded appropriately. Figure III-1 is a schematic of a basic horizontal Bridgman system. Many variants of the basic system, such as the use of three temperature zones, are employed. The Bridgman technique can be automated easily, requires minimum supervision, and requires less capital outlay than the LEC system.

The major problem in boat-grown GaAs is due to the contact between the melt and the boat. Quartz is the most commonly used material leading to Si contamination. Si contamination is also a function of As pressure, decreasing with increasing partial pressure [14]. The dislocation density, however, appears to increase with As partial pressure [15]. Doping of the boat-grown material is carried out by adding the dopant (Cr for SI GaAs) to the Ga melt. In a later subsection we will compare the residual impurities in boat-grown and LEC SI GaAs. As mentioned earlier, boat-grown GaAs is irregular in shape (i.e., D-shaped), but some rectangular <110> ingots are also being grown [8]. Table III-1 lists some vendors of boat-grown SI GaAs and the characteristics of their material taken from specification sheets.
Liquid-Encapsulated Czochralski (LEC) Growth: In the Czochralski method, a crucible is used to contain the melt. A seed held by a rod is dipped partially into the melt and, after equilibration, the seed is pulled by the rod (hence the term "pulled crystal") while the rod is rotated at an appropriate rate. Sometimes the crucible is rotated too. Rotation of the seed and crucible is employed to optimize compositional and thermal homogenization of the melt and to control crystal geometry. This basic configuration must be modified to grow crystals that have a volatile component (e.g., III-V's) by completely covering the melt with an inert-liquid encapsulant and maintaining an inert-gas pressure higher than the equilibrium dissociation pressure of the most volatile melt constituent. The liquid-encapsulated Czochralski (LEC) technique was first applied to the growth of PbTe and PbSe by Metz et al. [16] in 1962 and employed by Mullin et al. [17] in 1965 for III-V compounds. The requirements of the encapsulant are that it should be less dense than the melt (e.g., it should float on the melt) and be optically transparent and chemically stable. Boric oxide, B$_2$O$_3$, has proved to be the most successful material for III-V compound growth.

The conventional LEC technique for the growth of GaAs consists of two separate steps: viz., compounding and crystal growth [13]. The increased handling involved in this technique leads to considerably higher impurities than those found in boat-grown material. The development of high-pressure LEC
Table III-1. COMMERCIALLY AVAILABLE BOAT-GROWN SI GaAs

<table>
<thead>
<tr>
<th>Vendor</th>
<th>Resistivity</th>
<th>Dopant</th>
<th>Shape/Size</th>
<th>Dislocation Density (cm(^{-2}))</th>
<th>Si (ppma)</th>
<th>B (ppma)</th>
<th>Cr (ppma)</th>
<th>Fe (ppma)</th>
<th>Vendor Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Crystal Specialties, Inc.</td>
<td>(10^6 - 10^8)</td>
<td>Cr</td>
<td>D/54 mm x 35-50 mm; Rectangular/50-55 mm x 35-45 mm</td>
<td>(5 \times 10^3 - 10^5)</td>
<td>0.3-1</td>
<td>Not supplied</td>
<td>0.01-0.03</td>
<td>0.03</td>
<td>Horizontal Bridgman - quartz apparatus; &lt;111&gt; grown</td>
</tr>
<tr>
<td>Sumitomo Electric Industries, Ltd.</td>
<td>(10^7 - 10^8)</td>
<td>Cr-O</td>
<td>D/54 mm x 27 mm</td>
<td>Various grades</td>
<td>0.3-1</td>
<td>Not determined</td>
<td>0.03</td>
<td>0.03</td>
<td>Three temperature zones. Horizontal Bridgman - quartz boat; type IV material - no thermal conversion after 800°C anneal - circular wafers under development - &lt;111&gt; grown</td>
</tr>
</tbody>
</table>

*Data supplied by vendors in response to questionnaire. Some vendors did not respond.*
pushers (The Melbourn, developed by Metals Research, Ltd., England) has led to a direct synthesis process wherein compounding is also carried out under a B$_2$O$_3$ melt under an inert-gas pressure of 55-60 atm. In situ compound synthesis is possible from elemental Ga and As since B$_2$O$_3$ melts before significant As loss occurs (~450°C). Compound synthesis occurs exothermally at 820°C under 55-60 atm of inert-gas pressure to prevent dissociation. Crystal growth can then be started from the stoichiometric melt by seeding and pulling the crystal.

The Melbourn LEC equipment is being adopted by many substrate vendors and systems houses for the growth of GaAs, GaP, and InP substrates. The puller (fig. III-2) consists of a resistance-heated, 6-in.-diam crucible capable of holding up to 10 kg of charge, and can be operated at pressures up to 150 atm. A closed-circuit TV system is used to view the melt within the high-pressure vessel. A high-sensitivity weight cell continuously weighs the crystal during growth and provides a differential-weight signal that can be used for manual diameter control. An automatic diameter-control technique using a diameter-control die made of Si$_3$N$_4$ (called the "coracle") floating on the melt has been developed for <111>-oriented growth. This process cannot yet be used for <100>-oriented growth because of twinning problems. <100>-grown crystals are centerless ground, cut into round (100) substrates, and provided with a <110> flat [2,3]. Circular substrates with diameters ranging from 50 to 80 mm have been grown [2,3] and are available commercially.

![Figure III-2. Schematic of LEC system.](image-url)
The use of quartz crucibles for compounding GaAs and growing single crystals leads to substantial incorporation of Si. Si can act as either a shallow donor or acceptor (i.e., be incorporated on a Ga or As site) in GaAs, depending on the specific growth conditions, and can prevent the attainment of high-resistivity undoped and/or Cr-doped material. A recent development is the use of either pyrolytic boron nitride (PBN) crucible liners or PBN crucibles. Some researchers claim that the residual impurities in PBN-grown LEC SI GaAs are lower than in quartz systems [3], while others indicate that there is no significant difference [2]. In principle, a PBN crucible is more desirable since it removes a source of Si.

It has been reported that large-diameter (~80 mm) LEC GaAs crystals are usually characterized by radially nonuniform dislocation distribution with a maximum in the $10^4$- to $10^5$-cm$^{-2}$ range [2,3]. <111> and <100> ingots free from microstructural defects such as twins, inclusions, and precipitates have been achieved. Coracle-controlled <111> crystals with ±4% diameter variation have been realized [2,3]. The major dislocation generation mechanism is believed to be due to thermal stresses [18], and most dislocations are in the region close to the outer periphery of the boule [18]. Dislocation-free small-diameter (1.5 cm) crystals have been reported [19]. A current research goal is to reduce the dislocation density.

Papers from laboratories where both LEC growth and device fabrication research are being carried out claim that the undoped and Cr-doped LEC substrates are superior to most boat-grown SI GaAs substrates insofar as direct ion-implantation yield is concerned [2,3]. Research at laboratories that use commercial direct-synthesis LEC material, however, does not provide clear-cut answers. This is perhaps indicative of the fact that the quality of commercially available LEC substrates is not yet as high as that in research laboratories. Table III-2 lists some vendors that sell LEC SI GaAs. The large investment in the LEC process is expected to pay dividends in about the next five years.

C. Residual Impurities

It is desirable that the SI GaAs substrates have low shallow impurity level density ($\leq 10^{15}$ cm$^{-3}$) so that a minimum controlled density of deep levels is required to render the material insulating. Since there is considerable movement of deep level causing impurities (e.g., Cr) during processing (e.g.,
<table>
<thead>
<tr>
<th>Vendor</th>
<th>Resistivity $(\Omega\cdot \text{cm})$</th>
<th>Dopant</th>
<th>Shape/Size</th>
<th>Dislocation Density $(\text{cm}^{-2})$</th>
<th>Residual Impurities (ppma)</th>
<th>Vendor Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cominco Ameri-can</td>
<td>$&gt;10^7$</td>
<td>None</td>
<td>Circular/50-, 60-, 75-, and 100-mm diam with flats</td>
<td>$0.5-5\times10^5$</td>
<td>Not supplied</td>
<td>In situ compounding, PBN crucible, &lt;100&gt; axis, Melbourn puller</td>
</tr>
<tr>
<td>Microwave Associates</td>
<td>$&gt;10^7$</td>
<td>None</td>
<td>Circular/75-mm diam</td>
<td>$&lt;10^5$</td>
<td>Not supplied...</td>
<td></td>
</tr>
<tr>
<td>Metals Research</td>
<td>$10^7-10^8$</td>
<td>None</td>
<td>Circular/75- to 100-mm diam with (110) flat</td>
<td>$&lt;10^5$</td>
<td>0.01 0.5 Not determined</td>
<td>LEC, both quartz and PBN, in situ compounding</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Cr</td>
<td>Circular/75- to 100-mm diam with (100) flat</td>
<td>$&lt;10^5$</td>
<td>Not supplied</td>
<td>Pulled &lt;100&gt; or &lt;111&gt; - customer option</td>
</tr>
<tr>
<td>Mitsubishi Metal Corp.</td>
<td>$10^7$</td>
<td>Cr</td>
<td>Circular/50- to 75-mm diam</td>
<td>$&lt;4\times10^4$</td>
<td>0.05 0.5 -- 0.015</td>
<td>LEC quartz, developing PBN, &lt;100&gt; growth axis, no conversion, 850°C, 15-min anneal</td>
</tr>
<tr>
<td>Wacker Siltronic Corp.</td>
<td>$10^6-10^8$</td>
<td>Cr, O</td>
<td>Circular/40-mm diam with (110) flat</td>
<td>$0.5-1\times10^5$</td>
<td>Not supplied...</td>
<td>LEC quartz and PBN, both separate and in situ compounding</td>
</tr>
<tr>
<td>Sumitomo Electric Ltd</td>
<td>$10^6-10^7$</td>
<td>Cr-O</td>
<td>Circular/40- to 55-mm diam</td>
<td>$0.3-1\times10^5$</td>
<td>0.1 0.03 0.1 0.01</td>
<td>LEC quartz, Sumitomo puller, PBN under development, separate compounding, in situ under development, &lt;100&gt; growth axis</td>
</tr>
</tbody>
</table>

*Data supplied by vendors in response to questionnaire. Some vendors did not respond.
due to implantation and annealing), the presence of a large amount of shallow impurities can cause material type conversion and its attendant problems [20]. There is, therefore, a large effort in many laboratories to measure the atomic concentration of residual impurities by secondary ion mass spectrometry (SIMS), and the electrical concentration of deep-level impurities by the many forms of deep-level trap spectroscopy (DLTS) [2,3].

Table III-3 summarizes SIMS measurements made on SI GaAs and reported in the literature. The results for LEC/PBN, LEC/quartz, and boat-grown material are included. These represent data reported early in 1981 and are thus indicative of the quality of the best material available in 1980. We believe, however, that this is not indicative of typical commercial material quality. Note that data in table III-3 include results from captive material growth centers and (unidentified) commercial sources. The preliminary conclusions to be drawn from table III-3 are as follows:

(1) The Si content in direct-synthesis LEC SI GaAs is fairly low for both PBN and quartz-crucible-grown material. In general, the material grown in PBN crucibles has lower Si than quartz-crucible-grown GaAs. The Si content of commercially available LEC SI GaAs appears to be higher than that of material grown in research laboratories by a factor of 5 or more. It must be noted, however, that the sample size is relatively small.

(2) The Si content in boat-grown GaAs is higher than that in LEC GaAs grown at research laboratories. The situation for commercially available LEC and boat-grown material is not so clear cut.

(3) S, a group VI atom (donor), is a significant impurity in all bulk-grown GaAs. S is a common trace impurity in high-purity As.

(4) A high concentration of B is observed in LEC/PBN material. This B is believed to be electrically neutral and does not contribute significantly to ionized impurity scattering [21]. It is interesting to note that one laboratory [2] quotes B concentration for LEC/PBN material almost two orders of magnitude lower than another [3]. Boat-grown material has a considerably lower B concentration.

(5) The residual Cr concentration in undoped LEC/PBN is close to the SIMS detection limit. One example of a commercial LEC/quartz undoped GaAs has about $10^{15}$ cm$^{-3}$ of Cr. LEC/quartz undoped material grown at research laboratories, again, has Cr levels close to the SIMS detection limit.
Table III-3. TYPICAL RESIDUAL IMPURITY LEVELS IN SI GaAs (1980-1981)

<table>
<thead>
<tr>
<th>Crystal Type</th>
<th>Concentration: atoms x 10^{15} cm^{-3}</th>
<th>Dopant</th>
<th>Ref.</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>LEC/PBN*</td>
<td>Cr 0.4, Si 0.5, S 1, B 500, Mn 0.8, Fe NM**, Mg 0.7</td>
<td>None</td>
<td>[3]</td>
<td>NCV†</td>
</tr>
<tr>
<td></td>
<td>Cr 0.2, Si 1.9, S 5, B 3.4, Mn 1, Fe 2.3, Mg 3.2</td>
<td>None</td>
<td>[2]</td>
<td>NCV</td>
</tr>
<tr>
<td></td>
<td>Cr 5, Si 0.4, S 3, B 200, Mn 0.8, Fe NM, Mg 4</td>
<td>Cr</td>
<td>[3]</td>
<td>NCV</td>
</tr>
<tr>
<td>LEC/Quartz</td>
<td>Cr 0.8, Si 1, S 2.5, B 0.7, Mn 1, Fe 2.5, Mg 4</td>
<td>None</td>
<td>[2]</td>
<td>NCV</td>
</tr>
<tr>
<td></td>
<td>Cr 0.5, Si 0.8, S 1, B 0.6, Mn NM, Fe 0.3</td>
<td>None</td>
<td>[3]</td>
<td>NCV</td>
</tr>
<tr>
<td></td>
<td>Cr 1, Si 40, S 4, B 1, Mn NM, Fe 2</td>
<td>None</td>
<td>[3]</td>
<td>FCV††</td>
</tr>
<tr>
<td></td>
<td>Cr 20, Si 1, S 2, B 1, Mn 0.8, Fe NM</td>
<td>Cr</td>
<td>[3]</td>
<td>NCV</td>
</tr>
<tr>
<td></td>
<td>Cr 10, Si 0.8, S 1, B 2, Mn 0.7, Fe NM</td>
<td>Cr</td>
<td>[3]</td>
<td>NCV</td>
</tr>
<tr>
<td></td>
<td>Cr 20, Si 5, S 6, B 3, Mn 2</td>
<td>Cr</td>
<td>[3]</td>
<td>FCV</td>
</tr>
<tr>
<td></td>
<td>Cr 60, Si 8, S 4, B 2, Mn 3</td>
<td>Cr</td>
<td>[3]</td>
<td>FCV</td>
</tr>
<tr>
<td>Boat-Grown</td>
<td>Cr 20, Si 8, S 3, B 0.1, Mn NM</td>
<td>Cr</td>
<td>[3]</td>
<td>FCV</td>
</tr>
<tr>
<td></td>
<td>Cr 40, Si 6, S 6, B 0.6, Mn NM</td>
<td>Cr</td>
<td>[3]</td>
<td>FCV</td>
</tr>
<tr>
<td></td>
<td>Cr 20, Si 5, S 3, B 1, Mn NM</td>
<td>Cr</td>
<td>[3]</td>
<td>FCV</td>
</tr>
<tr>
<td></td>
<td>Cr 20, Si 5, S 4, B 0.2, Mn &lt;0.5</td>
<td>Cr</td>
<td>[2]</td>
<td>FCV</td>
</tr>
<tr>
<td>SIMS Detection Limit</td>
<td>Cr 0.4, Si 0.3, S 0.3, B 0.01, Mn 0.7, Fe 1, Mg 0.3</td>
<td>Cr</td>
<td>[3]</td>
<td>FCV</td>
</tr>
</tbody>
</table>

* Liquid-encapsulated Czochralski/pyrolytic boron nitride.
** Not measured.
†† Not commercial vendor (average values).
††† From commercial vendor.
(6) The Cr content in Cr-doped boules found suitable for ion implantation generally lies in the range $2-4 \times 10^{16}$ cm$^{-3}$ at the seed end and increases up to $10^{17}$ cm$^{-3}$ toward the tang end. This points out the desirability of pulling $<100>$ ingots; $<100>$ Cr-doped wafers cut from $<111>$ pulled ingots will have varying Cr concentration across their area in addition to variations from wafer to wafer.

(7) The lower residual donor content in LEC/PBN materials allows the use of lower Cr doping ($3 \times 10^{15}$ cm$^{-3}$ seed, $6 \times 10^{15}$ cm$^{-3}$ tang) to obtain SI GaAs suitable for ion implantation [3].

(8) It is as yet not possible to obtain an accurate evaluation of the O content in SI GaAs by SIMS. Tentative values are in the mid-$10^{16}$-cm$^{-3}$ range.

In summary, the residual impurities in direct-synthesis LEC material appear to be decreasing as time goes on. The commercially available material is not of as high a quality as that reported by research laboratories. The major research effort in bulk-growth technology is to decrease residual impurity levels, decrease dislocation density, improve the uniformity and yield of SI GaAs substrates, and develop operationally simple techniques for the assessment of substrate quality. In addition, there is renewed interest in understanding the physics of SI GaAs since the material quality is improving to the extent that meaningful results can be obtained. This will, in turn, help in improving SI GaAs quality.

d. Bulk Growth of InP

The bulk growth of single-crystal InP is much more difficult than that of GaAs. Yields have been low because of the tendency of LEC InP to twin (i.e., grow in two or more orientations in the same boule). The development of the crystal growth process for InP is considerably less advanced than that for GaAs and GaP, mainly because the latter two were initially financed by an expanding displays market. The technology of bulk InP growth has recently, however, improved to the point where reasonable yields can be obtained. The pioneering research was again carried out by Metals Research in UK. A review article by Rumsby et al. [22] presents the current state of the art.

While boat-grown single-crystal InP has been reported [23,24], most current commercially available InP substrates are grown by the LEC process. Separate compounding of InP charge is carried out [22,25]. Owing to the high decomposition partial pressure of P, synthesis of InP at the stoichiometric
pressure requires a high degree of partial-pressure control for P to avoid explosions. Polycrystalline charge is usually compounded at a lower temperature in a manner analogous to horizontal Bridgman [25] or zone melting [22]. LEC growth is then carried out, usually in resistance-heated pullers of the Melbourne type. <100> crystals of 850- to 3000-g weight have been pulled [22].

Semi-insulating InP has been achieved by Cr-doping [26]. The solubility of Cr in InP is low, however, and very low background impurity levels must be achieved for successful Cr doping. Fe doping is a much less demanding alternative [27] and is almost universally used. Rumsby et al. [22] present typical residual-impurity data. Table III-4 lists the characteristics of Fe-doped InP that is commercially available. Circular (100) wafers up to 80 mm in diameter can be obtained. SI InP substrates are three-to-four times more expensive than SI GaAs substrates.

2. Epitaxial Growth

Epitaxial growth is perhaps the best-developed technology at this time for the realization of high-quality n and p layers of GaAs and other III-V compounds. Ion-implantation technology, because of its flexibility, is now challenging the supremacy of epitaxy, particularly in GaAs. This section will briefly describe the various epitaxial techniques currently in use for the growth of III-V compounds for microwave and gigabit-rate logic applications.

The epitaxial growth of III-V compounds dates from the early 1960s. Williams and Ruehrwein described the growth of GaAs and GaAs$_{1-x}$P$_x$ using the hydride vapor-phase-epitaxy (VPE) system in 1961 [28]. Liquid-phase epitaxy (LPE) of GaAs was reported by Nelson in 1963 [29]. In 1965, single-crystal growth of GaAs by the AsCl$_3$ process was reported by Knight and Effer [30]. In 1968, molecular-beam epitaxy (MBE) was first reported by Davey and Pankey [31], and the metal/organic chemical-vapor deposition of III-V's was reported in 1969 by Manasevit and Simpson [32]. Major advances in all of these epitaxial techniques have occurred since then. The driving force behind most developments in epitaxy was a need for device-quality material for microwave and electro-optic devices. The need to engineer suitable material for light sources and detectors covering a large range in wavelength (visible and IR) has led to the development of heteroepitaxial growth techniques for III-V compound ternary and quaternary alloy heterostructures lattice-matched to binary III-V substrates like GaAs and
<table>
<thead>
<tr>
<th>Vendor</th>
<th>Resistivity (Ω·cm)</th>
<th>Dopant</th>
<th>Shape/Size</th>
<th>Dislocation Density (cm⁻²)</th>
<th>Residual Impurities (ppma)</th>
<th>Vendor Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Metals Research</td>
<td>~10⁷</td>
<td>Fe</td>
<td>Circular/80-mm diam</td>
<td>4-10x10⁴</td>
<td>0.1 0.2 0.02 1-2</td>
<td>Separate compounding, &lt;100&gt; or &lt;111&gt; pulled</td>
</tr>
<tr>
<td>Sumitomo Electric Ltd.</td>
<td>&gt;10⁶</td>
<td>Fe</td>
<td>Circular/50-mm diam</td>
<td>~5x10⁶</td>
<td>0.03 -- &lt;0.03 0.8</td>
<td>Sumitomo LEC system, quartz crucible</td>
</tr>
<tr>
<td>Mitsubishi Metal Corp.</td>
<td>~10⁷</td>
<td>Fe</td>
<td>Circular/40-to 45-mm diam</td>
<td>~5x10⁶</td>
<td>..... Not available .....</td>
<td>LEC quartz, separate compounding, &lt;100&gt; pulled</td>
</tr>
<tr>
<td>CrystaCom, Inc.</td>
<td>~10⁷</td>
<td>Fe</td>
<td>--</td>
<td>~10⁴</td>
<td>..... Not available .....</td>
<td>&lt;111&gt; pulled crystal, 40-mm diam</td>
</tr>
<tr>
<td>Varian Associates</td>
<td>~10⁷</td>
<td>Fe</td>
<td>--</td>
<td>5x10⁴</td>
<td>..... Not available .....</td>
<td>LEC - no further details</td>
</tr>
<tr>
<td></td>
<td>10⁶</td>
<td>Cr</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>No further details</td>
</tr>
</tbody>
</table>

*Data supplied by vendors.
InP [33,34]. These alloy heterostructures may find potential microwave and gigabit-rate logic applications [35,36].

a. Vapor-Phase Epitaxy (VPE)

The VPE growth technique is currently the dominant epitaxial growth technique used in industry to obtain n- and p-type GaAs, InP, and ternary and quaternary III-V alloys. The VPE processes used can be subdivided into (i) chloride and (ii) metal/organic chemical vapor deposition (MOCVD) processes. The chloride processes are more developed than the MOCVD process but important gains are being made in MOCVD. VPE is a flexible process, and n and p layers varying in concentration from mid-$10^{14}$ to $10^{19}$ cm$^{-3}$ and thicknesses ranging from a fraction of a micrometer to 100 µm can be grown. VPE systems are relatively easy to scale up, and several production-oriented systems are available [37,38]. A large body of literature exists on the VPE of III-V compounds, and specialist conferences are held on the subject annually and biennially. A general tutorial review of VPE can be found in Volume III of the Handbook on Semiconductors [39].

VPE is, in many respects, still an empirical technology. There is a need for more basic knowledge of many different aspects of VPE, and a considerable amount of work is being carried out in universities and industrial laboratories throughout the world. Our discussion will be device-oriented and aimed at the specific microwave and gigabit-rate logic application.

1. Chloride VPE Systems: The two major chloride VPE systems of practical interest are as follows:

(1) the Ga/AsCl$_3$/H$_2$ (and In/PCI$_3$/H$_2$) system in which the AsCl$_3$(PCI$_3$) vapor in H$_2$ carrier gas is passed over heated Ga(In) at about 850°C. Ga(In) is thus transported as GaCl(InCl) and reacts with As(P) liberated from AsCl$_3$(PCI$_3$) to form GaAs(InP) on a substrate at about 700-750°C. This method produces layers of very low impurity concentration since only two high-purity chemicals are used. Very high purity Ga, In, AsCl$_3$, and PCI$_3$ are available. In some systems the Ga(In) source is replaced by high-purity single-crystal GaAs (InP).

(2) The hydride system in which the As(P) is supplied as AsH$_3$(PH$_3$) and the group III metal is transported by reacting the metal with high-purity HCl. H$_2$ is used as the carrier gas. For growth of the binary III-V compounds, three high-purity source chemicals (e.g., Ga, AsH$_3$, and HCl for GaAs) are required,
resulting, in general, in higher amounts of residual impurities than are produced in the trichloride system. The gas-phase group III-to-group V ratio, however, can be controlled independently, leading to higher flexibility. This system is particularly suited to the growth of ternary and quaternary III-V alloys.

The chloride systems have not proved generally successful for the growth of Al compounds because of the reactivity of the AlCl [40,41]. LPE and MOCVD are more suited for the growth of Al-containing compounds.

ii. Trichloride Process: Figure III-3 shows a schematic diagram of a "two-bubbler" trichloride system typically used for the growth of GaAs for microwave device applications. We will briefly describe the GaAs growth system because of its technological importance. The system for the growth of InP is very similar, and comments specific to InP will be interjected where necessary. The chemistry of this process has been described by Shaw [42], Hollan [43], DiLorenzo [44], and many others.

![Diagram of Two-bubbler AsCl3/Ga/H2 CVD system](image)

Figure III-3. Two-bubbler AsCl3/Ga/H2 CVD system [46].

The two-bubbler system first described by Nozaki et al. [45] and then Cox and DiLorenzo [46] is particularly suited for the growth of GaAs on SI GaAs. AsCl3 is contained in two thermostatically controlled bubblers (typically at 18-20°C). High-purity Pd-diffused H2 is passed through the bubblers to give a 10^-3-10^-2 mole fraction of AsCl3 in the gas stream. AsCl3/H2 from the "bypass"
bubbler enters downstream of the Ga source. The reactor tube is fabricated from high-purity synthetic quartz, and the substrate is held at 700-750°C.

The major characteristics of this system are shown below.

(1) In the source zone, AsCl\textsubscript{3} decomposes to form As\textsubscript{2}, As\textsubscript{4}, and HCl. The HCl formed reacts with the source Ga (or GaAs) in a quartz boat to form GaCl. When a Ga source is used, As is initially taken up by Ga until it becomes saturated and a thin crust of GaAs forms upon it. This is known as source saturation and is a very important step. The Ga source must be completely covered by a GaAs skin, or the layer quality degrades drastically. The problems of source saturation were first described in detail by Shaw [42].

A similar source saturation step obtains for InP growth [43].

(2) The electrical purity of the layers grown is strongly dependent on the mole fraction of AsCl\textsubscript{3} in the reactor. This is the total AsCl\textsubscript{3} mole fraction, i.e., the sum of the main and bypass flows. At 10\textsuperscript{-3} mole fraction, the background doping (n type) is approximately 10\textsuperscript{16} cm\textsuperscript{-3}, while at 10\textsuperscript{-2} mole fraction the carrier level can be reduced to 10\textsuperscript{13} cm\textsuperscript{-3} in a well-designed system. This mole fraction effect has been shown to be due to the reaction of the HCl produced with the quartz (SiO\textsubscript{2}) reactor tube [44,47]. The volatile chlorosilanes produced are reduced by H\textsubscript{2} near the substrates, leading to Si incorporation on donor (Ga) sites. Theoretical and experimental studies show that Si incorporation is proportional to p\textsuperscript{-n} AsCl\textsubscript{3} where n lies between 2 and 3 [47].

A similar mechanism obtains for the growth of InP, but rigorous steps must be taken to exclude O\textsubscript{2} and H\textsubscript{2}O.

(3) The carrier concentration can be varied by mole fraction control or by the controlled addition of S, Si, Se, etc. A vast body of literature exists on dopant incorporation [47,48], surface morphology of layers [49], substrate orientation effects [50], etc.

(4) The two-bubbler method offers more flexibility than the conventional single-bubbler system [45,46]. When the bypass flow is much higher than the main flow, the substrate is etched in situ. At a lower bypass flow rate, growth occurs at a high AsCl\textsubscript{3} mole fraction and has low carrier density. When such a layer is grown on a Cr-doped SI GaAs substrate, the out-diffusion of Cr from the substrate renders this layer semi-insulating. By terminating the bypass flow and doping suitably, the active layer is grown [45,46]. Thus a
"controlled-compensation" method can be used to grow high-resistivity buffer layers for GaAs FET applications.

(5) High-resistivity buffer layers can also be grown by Cr-doping with \( \text{CrO}_2\text{Cl}_2 \) as the dopant source \([51-53]\). This method has some operational problems since Cr oxides deposit on the quartzware, causing devitrification. These problems can be solved by the use of appropriate liners of PBN or other inert material \([52]\). In an elegant method described by Cox and DiLorenzo, this deposit serves as the dopant source and Cr is transported by passing HCl over it \([53]\). A review of the epitaxial growth of SI GaAs can be found in reference \(53\).

(6) The technology for the growth of p-doped layers is not as well developed as that for n-doped layers. A major reason for this is that most GaAs microwave devices are majority-carrier devices, and the electron mobility in GaAs is higher than the hole mobility. The growth of highly doped \( \text{p}^+ \) layers for IMPATTs is relatively simple; however, the growth of moderately doped p layers (e.g., for double-drift IMPATTs) is not yet under control. Zn-doped p layers can be grown by use of the chloride, bromide, or iodide. These methods require precise temperature and gas-flow control, and heated lines to prevent condensation before the materials reach the reaction zone \([54]\). This makes growth of abrupt profiles difficult. Zinc alkyls can also be used to transport Zn. For low-doped p-layer growth, the generation of Zn iodide by passing HI over zinc arsenide in the reactor hot zone appears promising \([54]\).

In summary, the trichloride process is fairly well understood, and single- and multiwafer reactors that can handle 60-mm-diam and larger substrates are in operation in many laboratories. Commercially made reactors are also available \([37,38]\). By proper reactor design, doping and thickness uniformities in GaAs layers of \( \pm 5\% \) can be obtained; uniformities of \( \pm 1\% \) in thickness and \( \pm 2.5\% \) in doping have been reported \([55]\). High-quality InP layers can also be grown.

### Hydride Process

As indicated earlier, the hydride VPE synthesis technique that uses group V hydrides and group III chlorides by reacting the metal with HCl is a very versatile process. Among a large number of III-V binary, ternary, and quaternary alloys grown by this process are, for example, GaAs, GaP, GaSb, GaN, InAs, InP, \( \text{GaIn}_x\text{P}_{1-x} \), \( \text{InAs}_{1-y}\text{P}_y \), \( \text{GaAs}_{1-y}\text{Sb}_y \), and \( \text{Ga}_{1-x}\text{In}_{x}\text{As}_{1-y}\text{P}_y \) \([56]\). Using appropriate liners, Al-containing compounds such as, for instance, \( \text{AlAs}, \text{AlP}, \text{AlN}, \) and \( \text{GaAl}_{1-x}\text{As} \), have also been grown.
The MOCVD technique is, however, much superior [41] for growing Al-containing compounds. Our discussion will focus on the growth of GaAs, InP, Ga(In)As, and Ga(In)AsP that are used in or have potential for microwave and gigabit-rate technology for communications applications.

We will briefly describe the GaAs growth system, and insert appropriate comments about InP and GaInAsP growth. Figure III-4(a) is a schematic diagram of the GaAs reactor; figure III-4(b) is a schematic for the growth of GaInAsP alloys. A recent review of the growth of GaInAsP alloys for electro-optic and microwave applications will be found in references 57 and 58, respectively.

The key features of the hydride process are as follows:

1. Reaction of the group III metal with high-purity HCl and then transporting it as the chloride. Independent metal sources (e.g., Ga and In) are provided to grow alloys. The typical source temperature is 850°C.

2. The group V material is introduced downstream of the group III metal as the hydride (e.g., AsH₃, PH₃). These hydrides decompose and react with the group III chloride; the III-V compound is deposited on the substrate typically at 700°C. The chemistry of the CVD processes occurring during synthesis has been extensively studied by Ban [59] by coupling a time-of-flight mass spectrometer to a CVD reactor.

3. The n-type doping can be controlled by the use of dopants such as S, Se, or Si (usually introduced with the group V hydride) in the form of a gaseous hydride such as H₂S, H₂Se, or SiH₄.

4. p-type doping can be carried out with Zn. The comments made for the trichloride process are also applicable to the hydride system.

IV. MOCVD Process: The first demonstration of the growth of GaAs by MOCVD was by Manasevit and Simpson in 1969 [32]. Interest was rekindled in this process when Bass demonstrated the growth of material of microwave device quality [60]. Since then many high-performance devices have been realized by the use of MOCVD-grown material including solar cells, lasers, quantum well heterostructures, photocathodes, and GaAs low-noise and power FETs. A special issue of the Journal of Crystal Growth [61] describes these efforts in detail. The following characteristics describe an MOCVD system:

1. Group III metals are transported by metal alkyl vapor, e.g., trimethylgallium (TMG), TMAI, TMIn, etc.; group V compounds are transported as the hydride (e.g., AsH₃, PH₃).
(a) Vapor hydride apparatus for GaAs growth.

(b) Quaternary reactor tube.

Figure III-4. Schematic representation.

(2) The basic reaction is an irreversible pyrolysis that takes place on the heated substrate analogous to the pyrolysis of SiH₄ in Si epitaxy. Since only the substrate is heated, a cold-wall system with rf or infrared heating can be used. This makes for simpler equipment than necessary for the halide transport methods and is easier to scale up for production.

(3) High gas flows can be used since there is no source material that has to be equilibrated. This fact, plus the absence of halide species, limits autodoping.
GaAs layers can be grown at temperatures as low as 600°C. This minimizes diffusion from the substrate. As indicated earlier, Al-containing compounds can be grown. Epitaxial growth at reduced pressure (~76 Torr) can be achieved. Low-pressure growth results in lower autodoping.

High-purity GaAs with total ionized impurity concentration \((N_D + N_A)\) of about \(5 \times 10^{14} \text{ cm}^{-3}\) with liquid-nitrogen mobility \((\mu_L)\) of \(125-135 \times 10^{-3} \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}\) has been realized with MOCVD GaAs [62]. Low-noise GaAs FETs with an excellent noise figure have also been reported [63]. GaAs power FETs fabricated from MOCVD GaAs have demonstrated performances comparable with those of FETs with active layers grown by halide epitaxy [64]. The dominant residual impurities are C, Si, and Zn [62]. C is the only impurity inherent to the process, and indications are that the use of triethylgallium (TEG) in conjunction with low-pressure epitaxy can reduce C incorporation.

The disadvantages of the MOCVD process, for the most part, are not inherent to the process and are due to the current state of the art. These are the disadvantages:

1. The purity of the grown layers is a strong function of the metal alkyl purity. The purity of metal alkyls is not consistent and varies from batch to batch and vendor to vendor. This is not an inherent disadvantage. The metal alkyl purity is, however, continuously improving as demand increases.

2. Growth of InP and GaInAs is complicated by the fact that In alkyls and PH\(_3\) undergo parasitic reactions and form addition compounds. This can be compensated for by precracking the PH\(_3\) or by the use of trimethyl PH\(_3\) (organohydride) or coordination compounds. A lot of research is being done in this area.

While most of the devices currently use material grown by chloride epitaxy, MOCVD is making some inroads. The major attraction is the ease of scaleup and growth of Al-containing compounds. Some researchers claim that barrel reactors employing low-pressure CVD operating around 600°C can compete effectively with ion implantation, especially for discrete microwave device applications [64].

b. Molecular-Beam Epitaxy (MBE)

Molecular-beam epitaxy is a process of epitaxial deposition using molecular or atomic beams in an ultrahigh vacuum (UHV \~ 10^{-10} \text{ Torr}) system. In
principle, MBE is a technique of vacuum evaporation, one of the oldest methods for depositing thin solid films. The molecular or atomic beams are usually generated thermally in Knudsen cells where quasi-equilibrium is maintained. The beam compositions and intensity are therefore constant and predictable from thermodynamics. The beam fluxes, guided and controlled by orifices and shutters, travel in straight paths to the substrate; there they condense and grow under kinetically controlled conditions. Since the MBE process takes place in a UHV environment, many in situ analytical measurements can be made to shed light on the growth. Accessory equipment that can be incorporated in an MBE system includes mass spectrometers, Auger analyzers, ion-bombardment apparatus, and a variety of electron microscopy and diffraction systems. The selection of the analytic equipment depends on the specific objective of the investigation. MBE systems have been used for the growth of group IV, III-V, V, II-VI, and IV-VI compounds. An excellent tutorial article with a considerable number of references is available in Vol. III of the Handbook on Semiconductors [39]. Table III-5 lists some of the many compounds grown by MBE.

Table III-5. SEMICONDUCTOR GROWN BY MBE [67]

<table>
<thead>
<tr>
<th>IV</th>
<th>III-V</th>
<th>II-VI</th>
<th>IV-VI</th>
</tr>
</thead>
<tbody>
<tr>
<td>Si</td>
<td>GaAs</td>
<td>ZnTe</td>
<td>PbTe</td>
</tr>
<tr>
<td>Ge</td>
<td>(Ga,Al)As</td>
<td>ZnSe</td>
<td>(Pb,Sn)Te</td>
</tr>
<tr>
<td>SiGe</td>
<td>Ga(As,P)</td>
<td>Zn(Se,Te)</td>
<td>PbS</td>
</tr>
<tr>
<td></td>
<td>InP</td>
<td>CdTe</td>
<td>PbSe</td>
</tr>
<tr>
<td></td>
<td>GaP</td>
<td>CdS</td>
<td>SnTe</td>
</tr>
<tr>
<td></td>
<td>(In,Ga)As</td>
<td></td>
<td>(Pb,Sn)Se</td>
</tr>
<tr>
<td></td>
<td>Ga(Sb,As)</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>AlAs</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The MBE process possesses some unique features vis-à-vis various competitive techniques. Among these features are low deposition temperature (500-600°C), ability to achieve atomically smooth surfaces, flexibility in incorporating a number of source beams to grow compounds with differing composition, growth of ultrathin layers, complex profiles in terms of composition and concentration, and the growth of sophisticated structures by successive
deposition without thermal diffusion and redistribution. These features are exemplified by the achievement of periodic structures on the scale of atomic dimensions, e.g., modulation-doped heterojunction superlattices [65].

These advantages must be counterbalanced against the relatively high initial cost and the current low throughput. For discrete low-noise and medium-power field-effect transistors made from a single semiconductor or a simple heterostructure, other epitaxial techniques may be adequate and more cost-effective. For monolithic microwave and gigabit-rate GaAs ICs, the ion-implantation technique may be more suitable. Devices and circuits using single-period modulation-doped heterostructures (e.g., high-mobility FETs [66]) may require MBE (or MOCVD). While it is too early to judge the commercial utility of the MBE process, the developments of the next two to three years may allow such an assessment. Several commercial MBE systems are now being marketed.

To illustrate the process, we briefly describe an MBE system for the growth of GaAs [67]. A typical system is shown in figure III-5. The system is first pumped by standard mechanical and sorption pumps and then by a combination of ion and titanium sublimation pumps. The entire system is usually bakeable to temperatures of about 250°C and reaches ultimate pressures of the order of $10^{-10}$ Torr. Residual gas species typically include CO, H$_2$O, H$_2$, CH$_4$, and CO$_2$ in decreasing order of abundance. The dominant impurity, CO, is difficult to eliminate. The source ovens are of pyrolytic BN or high-purity graphite and are resistively heated (e-beam heating is sometimes employed; e.g., for Si). All ovens are surrounded by a liquid-nitrogen shroud with appropriate thermocouples, control orifices, and shutters. The temperatures of the individual furnace are chosen so that the vapor pressures of the materials are high enough for the generation of thermal-energy molecular beams. The furnaces are arranged so that the central portion of the beam fluxes impinge on the heated substrate.

The bakeout and pumping procedures for attaining UHV are too time consuming and tedious to allow exposure of the vacuum system to air for sample loading and unloading. Specimen exchange load-locks are therefore used, permitting operation over long time periods (weeks to months) with the vacuum unbroken. Properly designed radiation heat shields, baffles, etc. are required to prevent thermal and chemical cross-contamination. A brief tutorial description of MBE equipment can be found in reference 67.
Figure III-5. Schematic diagram of a molecular-beam epitaxy system.

The substrate is generally mounted with indium to a uniformly heated block of refractory material such as molybdenum or BN. Temperature uniformity is of obvious importance. Indium, liquid at typical growth temperatures, holds the substrate to the block by surface tension and provides good heat transfer. Ga and Sn have also been used.

The substrate can be rotated from the growth to various analysis and/or cleaning positions without change in temperature. In situ cleaning techniques include heating under UHV, heating in $10^{-6}$ Torr ambient of $O_2$ or $H_2O$, and sputtering with low-energy (500 eV) ions, followed by annealing to remove ion damage. Table III-6 lists surface analytical techniques most applicable to MBE and the typical uses they are put to. In principle, once the growth process is developed, the analytical equipment can be eliminated, thus reducing the cost of production equipment significantly. This contention remains to be firmly established.

A characteristic of the MBE process is the low growth rate. Typical growth rates are micrometer-per-hour or approximately a monoatomic layer per second. The beam fluxes can thus be modulated in monolayer quantities, resulting in the growth of very thin films with abrupt interfaces, provided the substrate surface is atomically smooth and the growth temperature is low enough for negligible diffusion. This low growth rate necessitates a UHV environment, or contaminants with reasonably large sticking coefficients will be incorporated
Table III-6. IN SITU ANALYTICAL TECHNIQUES [67]

<table>
<thead>
<tr>
<th>Technique</th>
<th>Functions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mass Spectroscopy</td>
<td>1. Molecular-beam flux analysis</td>
</tr>
<tr>
<td></td>
<td>2. Residual-gas analysis</td>
</tr>
<tr>
<td>Reflection High-Energy Electron</td>
<td>1. Surface crystal structure</td>
</tr>
<tr>
<td>Diffraction (RHEED)</td>
<td>2. Surface roughness</td>
</tr>
<tr>
<td>Auger Spectroscopy</td>
<td>1. Surface analysis (&lt;5-μm spatial resolution):</td>
</tr>
<tr>
<td></td>
<td>- Stoichiometry</td>
</tr>
<tr>
<td></td>
<td>- Chemical states</td>
</tr>
<tr>
<td></td>
<td>- Contamination</td>
</tr>
<tr>
<td></td>
<td>2. Depth profiles (~50-Å resolution):</td>
</tr>
<tr>
<td></td>
<td>- Matrix composition profiles</td>
</tr>
<tr>
<td></td>
<td>- Dopant profiles in heavily doped material</td>
</tr>
<tr>
<td>SIMS</td>
<td>1. Surface analysis (&gt;100-μm resolution):</td>
</tr>
<tr>
<td></td>
<td>- Contamination</td>
</tr>
<tr>
<td></td>
<td>- Chemical states</td>
</tr>
<tr>
<td></td>
<td>2. Depth profiles (~50-Å resolution):</td>
</tr>
<tr>
<td></td>
<td>- Matrix composition profile</td>
</tr>
<tr>
<td></td>
<td>- Dopant profiles - very sensitive for certain elements</td>
</tr>
</tbody>
</table>

in the grown layer. A dramatic example of multilayers that can be achieved by MBE is the growth of $10^4$ alternating GaAs and AlAs monolayers [65].

For compound semiconductors in which congruent evaporation does not occur at reasonable temperatures, it is not obvious that stoichiometric growth is possible. Furthermore, growth is determined by complex kinetic reactions at the substrate surface; even congruent molecular beams need not result in stoichiometry. Fundamental studies of absorption-desorption kinetics [68] have shown that the solution to the stoichiometry problem in III-V compounds lies in the surface chemical dependence of the sticking coefficient of the group V elements. At epitaxial growth substrate temperatures (>500°C), group V compounds are adsorbed only until the available group III orbitals at the surface are satisfied. Growth rate, in general, depends on the arrival rate of the
group III elements, while stoichiometry is maintained by allowing an excess group V flux. It has been proposed that a step growth mechanism exists at the substrate surface. The group III and V atoms are initially bound in mobile precursor states and migrate till step edges (e.g., facets) are encountered. Incorporation into growing film occurs at these edges, and steps propagate until they coalesce. Step densities are determined by the microscopic flatness of the substrate, which improves as the epitaxial film grows. These densities have been ascertained by Pt-C replication electron microscopy [69]. This oversimplified discussion illustrates the complexity of the process.

The incorporation of dopants into the matrix semiconductor is also a complex process. Anomalously high diffusion coefficients, surface-chemistry-dependent sticking coefficients and lattice site incorporation, and surface segregation have been reported for dopants. However, order-of-magnitude changes of about 50 Å have been reported for some dopants [67]. Table III-7 shows some common dopants reported in the literature.

In summary, MBE has not yet been developed into a production process. It is particularly suited to unique multisemiconductor structures like modulation-doped heterostructures. The potential application areas are in optoelectronic devices (most current research appears devoted to this area) and specialized microwave and gigabit-rate logic devices.

c. Liquid-Phase Epitaxy (LPE)

The deposition of semiconductor films by liquid-phase epitaxy (LPE) has been developed into a very useful technique for the preparation of many III-V compounds and alloys. Some of the purest GaAs, InP, and GaInAs grown have been produced by LPE. This technique is also useful for growing Al-containing compounds [34]. LPE requires relatively simple apparatus compared to VPE and MBE, has generally higher growth rates, and offers a large selection of available dopants. LPE systems are in general more difficult to scale up and have lower throughput than VPE systems. Currently, LPE is used more for optoelectronic than microwave devices, due especially to the ease with which GaAlAs/GaAs heterostructures can be grown. Good surface morphology, on the other hand, is easier to obtain with VPE than LPE. This is of paramount importance if submicrometer lithography is required.

Since LPE is a well-known and relatively mature technique, extensively described in the literature [34] and now only sparingly used in most microwave
Table III-7. PROMISING DOPANTS* [67]

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td><strong>n-Type</strong></td>
<td><strong>p-Type</strong></td>
</tr>
<tr>
<td>Sn</td>
<td>Doping concentration to 1.2x10(^{19}) cm(^{-3}). Low compensation for concentrations to 1x10(^{18}) cm(^{-3}). Tends to segregate at growth surface, blunting sharp profiles, particularly at elevated temperatures. Excellent photoluminescent efficiency for Sn-doped GaAs. Most commonly used n-type dopant.</td>
<td></td>
</tr>
<tr>
<td>S1</td>
<td>Doping concentrations to 5x10(^{18}) cm(^{-3}). Slightly more compensation than for Sn. Negligible diffusion and segregation permits sharp profiles. Excellent photoluminescent efficiency for S1-doped GaAs.</td>
<td></td>
</tr>
<tr>
<td>Mn</td>
<td>Doping concentrations to 1x10(^{18}) cm(^{-3}). Deep acceptor (~113 meV above valence band edge). Surface stoichiometry influences dopant incorporation.</td>
<td></td>
</tr>
<tr>
<td>Mg</td>
<td>Electrical activity strongly dependent on Al concentration in Al(<em>x)Ga(</em>{1-x})As. Acceptor concentration of 2x10(^{16}) and 1x10(^{19}) cm(^{-3}) obtained for x = 0 and x = 0.2, respectively.</td>
<td></td>
</tr>
<tr>
<td>Be</td>
<td>Doping concentrations to 3x10(^{19}) cm(^{-3}). Shallow acceptor (30-35 meV above valence band edge). Dopant incorporation independent of substrate temperature and Al concentration. Negligible diffusion or segregation permits sharp profiles.</td>
<td></td>
</tr>
<tr>
<td>Zn</td>
<td>Zn doping concentrations to 10(^{19}) cm(^{-3}). Beam flux easily monitored by ion current to substrate.</td>
<td></td>
</tr>
</tbody>
</table>

*Examples only; not exhaustive.
and gigabit-logic applications, our discussion will be very brief. Reference 39 contains a tutorial discussion with many references to the literature.

LPE is basically the precipitation of a crystalline layer from the liquid phase onto a parent substrate. The crystallographic orientation of the grown layer is determined by that of the substrate. Detailed analysis of the LPE process is a difficult undertaking that involves consideration of many factors, including phase equilibria, nucleation, interface kinetics, interface morphology, solute partitioning, defect generation, and thermal transport. Examples of III-V compounds grown by LPE include GaAs, InP, GaAlAs and GaAs/GaAlAs heterojunctions, GaInP/InP, and GaInAsP/InP.

d. Comparison of Epitaxial-Growth Technologies

Table III-8 summarizes the key characteristics of the various epitaxial technologies for the growth of III-V compounds.

3. Ion Implantation

Ion implantation is a very powerful technique for the uniform, controlled, and selective doping of semiconductors. Ion implantation is now a widely used production technique for Si and is rapidly becoming very widely used for III-V compounds, particularly GaAs. The general aspects of ion implantation have been covered in many reviews [39]; the ion implantation into GaAs has been reviewed by Donnelly [70]. We will present a brief summary of the more important considerations with emphasis on GaAs.

An energetic ion entering a thick, solid target will lose its energy in a series of collisions with the nuclei and electrons in the target and will finally come to rest. In amorphous targets, the typical distribution of the implanted species is almost Gaussian and can be described by an average range \( R_p \) and a standard deviation (also called straggle) \( \Delta R_p \), given by the equation [70]

\[
N(x) = \frac{N_s}{(2\pi)^{2/3} (\Delta R_p)^2} \exp \left[ -\frac{(x - R_p)^2}{2(\Delta R_p)^2} \right]
\]

where \( N_s \) is the dose or fluence (atoms/cm\(^2\)) and \( x \) is the perpendicular distance into the substrate. The projected range and standard deviation of many ions into GaAs have been tabulated [71]. For some ion/substrate combinations,
<table>
<thead>
<tr>
<th>Technique</th>
<th>Factors Controlling Solid Composition</th>
<th>Factors Influencing Layer Purity</th>
<th>Advantages</th>
<th>Disadvantages</th>
<th>Current Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. Liquid-Phase Epitaxy (LPE)</td>
<td>Phase diagram, interface kinetics, thermal transport</td>
<td>Group III melt, container, gettering, bakeout time and temperature</td>
<td>Simple apparatus, high purity</td>
<td>Difficult to scale up; limited throughput; morphology difficult to control</td>
<td>Small-scale systems for opto-electronics laboratory technique</td>
</tr>
<tr>
<td>2. Vapor-Phase Epitaxy (VPE)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>a. Hydride Process</td>
<td>Thermodynamics</td>
<td>Gas purity, reactor materials, leaks</td>
<td>Flexible - control over gas phase composition (i.e., III/V ratio); large-volume reactors possible</td>
<td>Al-containing alloys difficult to grow; lower purity than LPE</td>
<td>Production technique for GaAs, GaAsP</td>
</tr>
<tr>
<td>b. Trichloride Process</td>
<td>Thermodynamics</td>
<td>Gas purity, reactor materials, leaks</td>
<td>High-purity binaries; large-volume binary reactors feasible</td>
<td>Al alloys difficult; less flexible than the hydride - no control over III/V gas phase ratio</td>
<td>Most popular production technique for GaAs microwave device applications</td>
</tr>
<tr>
<td>c. MOCVD Process</td>
<td>Kinetics - arrival rate at surface</td>
<td>Metal-oxide-source purity, hydride purity, C-contaminants, O₂ and H₂O traces</td>
<td>Simple apparatus, easy to scale up for production; Al-containing compounds can be grown</td>
<td>C contamination; parasitic reactions affect In- and P-containing compounds</td>
<td>Laboratory; significant interest in scaling up</td>
</tr>
<tr>
<td>3. Molecular-Beam Epitaxy (MBE)</td>
<td>Kinetics - beam flux, sticking coefficient</td>
<td>Vacuum system, UHV pressure, residual gases</td>
<td>Relatively low temperature (≤500–600°C), very abrupt interfaces, modulation-doped heterostructures with very abrupt (≤20 Å) interfaces, in situ analysis</td>
<td>Expensive, low growth rate, problems with P-containing alloys; production process may be difficult</td>
<td>Special opto-electronics; microwave and gigabit-rate logic structures</td>
</tr>
</tbody>
</table>
considerable skewing of the implanted profile occurs and higher-order moments have to be included. For implantations made through masks, lateral spreading at mask edges must also be considered.

In crystalline targets, the implanted distribution depends on the relative orientation of the beam to major crystal axes. If ions are implanted parallel to a major axis, considerably higher ranges are obtained due to "channelling." To prevent channelling, the crystal axes are usually inclined away from the beam (typically 5-7°). Since some ions are deflected into channelling directions, tails usually occur on otherwise Gaussian distributions. While the energy of ions usually implanted into GaAs ranges from 20 to 400 keV, implantation up to 1.2 MeV has been reported [72].

The implanted ions interact with the target nuclei, and, as they come to rest, displace some nuclei and even cause a cascade of displacements. The amount of damage produced depends upon ion mass, dose, and temperature of implantation. Furthermore, the implanted atoms, in general, do not occupy substitutional sites. The implant damage must therefore be annealed out and the implanted ions forced to occupy the requisite substitutional site. Annealing is achieved by heating in a furnace for a specific period of time, by high-power laser irradiation [73], electron bombardment [74], or exposure to incoherent radiation from an arc or quartz-halogen lamp [75]. Sometimes, during annealing, implanted species may diffuse at extraordinary rates due to damage-assisted diffusion, and impurity redistribution in the substrate may occur.

A major complication in the annealing of ion-implanted compound semiconductors lies in the fact that one of the components (usually group V elements) tends to preferentially evaporate at temperatures below about 600°C. Annealing temperatures, however, lie in the 600-900°C range. As a result, it is generally necessary to encapsulate the material before annealing. Various dielectric materials such as SiO₂, Si₃N₄, Al₂O₃, AlN, and metals such as Al, have been used as encapsulants. Annealing without encapsulation (capless) in a controlled atmosphere has also been reported [72]. Capless annealing, when possible, is preferred since problems due to diffusion of a constituent from the encapsulation and diffusion into the encapsulant can be avoided.

The major advantages of ion implantation for device fabrication are as follows:
(1) Ion implantation provides very precise control over the dopant penetration depth by control over implant energy.

(2) The total number of ions implanted depends upon the time-integrated beam current that can be accurately controlled.

(3) By rastering the ion beam over the target many times during the implantation, excellent lateral doping uniformity can be achieved.

(4) By using photolithographically delineated implant masks, selective doping over a substrate can be achieved.

(5) Multiple energy/dose implant schedules allow realization of fairly complex doping profiles perpendicular to the substrate surface.

(6) Implant-induced damage can be utilized to render areas of semiconductor wafers insulating [70] to provide isolation.

(7) Many ions can be implanted without regard to chemical barriers or surface effects that might otherwise inhibit the introduction of the species.

The disadvantages are residual defects left after annealing, damage-enhanced diffusion, and in the case of SI GaAs, impurity redistribution at the implanted-layer substrate interface. The advantages far outweigh the disadvantages.

We now briefly consider ion implantation into GaAs, in particular SI GaAs, since this is of paramount importance for GaAs gigabit-rate digital ICs, monolithic microwave integrated circuits, and discrete microwave devices such as MESFETs. An excellent review is presented in reference 70. The implantation of donors up to energies as high as 1.2 MeV to obtain 1-μm-thick n layers in SI GaAs has been described by Liu et al. [73]. These authors also describe an operationally simple, capless anneal process under As over-pressure that results in high activation with excellent surface morphology and minimum substrate impurity redistribution [73].

As discussed in the section on SI GaAs substrates, the quality of the implanted layers is a strong function of substrate characteristics [3]. Substrate quality affects the implanted layers' electron mobility, mobility profile, doping profile, activation efficiency, run-to-run reproducibility, substrate impurity distribution, and conversion of the insulating to conducting characteristics [2,3]. The method of annealing also has a strong effect on impurity redistribution [73]. In general, capless annealing gives far better results than does capped annealing. With the continuous improvement in SI GaAs
substrate quality, more and more laboratories are moving toward the use of ion implantation. It is still necessary to "qualify" SI GaAs slices from every substrate boule by test implantation in samples out from the seed and tang ends. One can compensate for substrate quality somewhat by growing a high-resistivity epitaxial "buffer" layer; this is not, however, a long-term solution.

The current state of the art of direct ion implantation into SI GaAs substrates can be exemplified by the fact that LSI circuits with 1000-gate complexity (8x8 multiplier) have been achieved [76]. GaAs power FETs operating at frequencies as high as 26 GHz have also been reported [77]. Table III-9 lists some common n- and p-type species that have been implanted into GaAs. Figure III-6 shows the characteristics of a 1-μm-thick layer generated by ion implantation [73].

The implantation into InP and other III-V compounds and alloys is still in a rudimentary state. The same technological considerations, however, apply.

A major factor influencing the development of ion-implantation techniques is that it is widely used in Si technology. A result of this wide technology base is that the equipment is constantly improving and that there is a large effort to understand the basic physics of the process. These factors leverage the development of implantation and annealing techniques for GaAs. Some examples of this effect are laser annealing [73], electron-beam annealing [74], and annealing by means of radiation from an incoherent quartz-halogen lamp. These techniques are not yet developed to the extent of their being used in actual device fabrication. Their major potential advantage is that they are "transient" and capable of being flexibly incorporated into the device fabrication schedule. Usually furnace annealing must be carried out before any device metallization is applied to prevent excessive diffusion. Transient annealing, in principle, can be done after metallization, thus offering more flexibility in incorporating implantation into the device fabrication schedule.

4. Current Status and Trends

The current status and trends in III-V epitaxial technology and ion implantation are described in table III-10.
### Table III-9. SUMMARY OF ELECTRICAL CHARACTERISTICS OF GaAs IMPLANTED WITH n- AND p-TYPE IMPURITIES [70]

#### n-Type

<table>
<thead>
<tr>
<th>Temperature of Implant</th>
<th>Typical Anneal Temperature</th>
</tr>
</thead>
<tbody>
<tr>
<td>Si (room temperature)</td>
<td>800-900°C</td>
</tr>
<tr>
<td>Sn (&gt;100°C (high dose))</td>
<td>900°C</td>
</tr>
<tr>
<td>S (&gt;150°C (low dose - room temperature))</td>
<td>800-900°C</td>
</tr>
<tr>
<td>Se (&gt;150°C)</td>
<td>900°C</td>
</tr>
<tr>
<td>Te (&gt;150°C)</td>
<td>900°C</td>
</tr>
</tbody>
</table>

#### p-Type

**Beryllium**

1. Implant temperature - room temperature
2. Anneal temperature
   
   a. High-temperature anneal: 900°C
      - Low dose - implanted Be <5x10^{18} cm^{-3}
      - ~100% electrical activity
      - No diffusion
      - For p ~ 2x10^{18} cm^{-3}, \mu = 120 cm^2 V^{-1} s^{-1}
   
   b. Low-temperature anneal: 650°C
      (Note: this low-temperature activation is now always observed)
      - ~100% electrical activity
      - No diffusion

**Cadmium and Zinc**

1. Room temperature or hot implants (T > 150°C)
2. 800-900°C anneals
3. Diffusion (dose-dependent)
4. ~100% electrical activity for Zn or Cd < 10^{20} cm^{-3}
5. A peak of p > 2x10^{19} cm^{-3} can be achieved
6. Hot implant decreases diffusion
7. Dual implant (Cd + As) decreases diffusion
B. MICROWAVE SOLID-STATE DISCRETE ACTIVE DEVICES

The discovery of the Gunn effect in 1963 marks the beginning of the development of compound semiconductor microwave devices. Dramatic progress in the last two decades has led to the application of compound semiconductor microwave devices, especially GaAs devices, in many of today's microwave systems. Communications, radar, and EW systems currently in use offer advantages in performance, size, reliability, and cost that would have been impossible without these devices.

One particular event that has revolutionized the field of III-V semiconductor microwave devices is the development of the GaAs field-effect transistor. This versatile device has found application in low-noise amplifiers, medium-power amplifiers, and oscillators. Dual-gate GaAs FETs are being employed as
Table III-10. CURRENT STATUS AND TRENDS

<table>
<thead>
<tr>
<th>Technology</th>
<th>Current Status</th>
<th>Future Trends</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. LPE</td>
<td>1. Growth of GaAs/GaAlAs structures for commercial lasers and other optoelectronic devices</td>
<td>1. Competition from MOCVD and MBE may make inroads</td>
</tr>
<tr>
<td></td>
<td>2. Growth of (Ga,In)(As,P) alloys for optoelectronic devices</td>
<td>2. MOCVD and ion implantation may supplant LPE for microwave device and gigabit-rate logic applications</td>
</tr>
<tr>
<td></td>
<td>3. Some GaAs being grown for microwave and gigabit-rate logic applications</td>
<td></td>
</tr>
<tr>
<td>2. VPE</td>
<td>1. Dominant process for growth of material for discrete microwave low-noise and power FETs</td>
<td>More automated, large-diameter, multiwafer reactors for GaAs and InP growth</td>
</tr>
<tr>
<td>a. Chloride Process</td>
<td>2. Some multiwafer reactors with 60- to 75-mm-diam wafer growth capability</td>
<td></td>
</tr>
<tr>
<td></td>
<td>3. Commercial reactors available</td>
<td></td>
</tr>
<tr>
<td>b. Hydride Process</td>
<td>1. Production reactors for GaAsP LEDs</td>
<td>More automated, large-diameter, multiwafer production reactors for GaAs, InP, and (Ga,In)(As,P) growth</td>
</tr>
<tr>
<td></td>
<td>2. Strong second for growth of GaAs for microwave and gigabit-rate logic applications</td>
<td></td>
</tr>
<tr>
<td></td>
<td>3. Commercial multiwafer reactors, 60- to 75-mm-diam substrate capability available</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4. Laboratory reactors for growth of (Ga,In)(As,P) alloys for optoelectronics and for emerging microwave and gigabit-rate logic applications</td>
<td></td>
</tr>
<tr>
<td>Technology</td>
<td>Current Status</td>
<td>Future Trends</td>
</tr>
<tr>
<td>-----------------</td>
<td>---------------------------------------------------------------------------------------------------</td>
<td>--------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>c. MOCVD Process</td>
<td>1. Laboratory process, demonstrated growth of GaAs, GaAlAs, and GaAlAs/GaAs heterostructures</td>
<td>1. Commercial low-pressure, barrel-type MOCVD systems with 60- to 75-mm diam, multiwafer (%25) will become available for growing GaAs/GaAlAs</td>
</tr>
<tr>
<td></td>
<td>2. Low-pressure MOCVD-grown GaAs with very abrupt interfaces demonstrated</td>
<td>2. Development of above reactors may supplant chloride/hydride reactors for GaAs</td>
</tr>
<tr>
<td></td>
<td>3. GaAs FETs fabricated from MOCVD GaAs demonstrated very low noise figures</td>
<td>3. May prove to be the cost-effective alternative to the growth of GaAs/GaAlAs heterostructures for fabricating the following.</td>
</tr>
<tr>
<td></td>
<td>4. Purity limited by that of organometallic sources</td>
<td>a. Modulation-doped FETs for microwave and multigigabit-rate logic applications</td>
</tr>
<tr>
<td></td>
<td>5. Some problems in growing In- and P-containing compounds due to parasitic reactions</td>
<td>b. Wide-bandgap emitter bipolars for microwave and multigigabit-rate logic</td>
</tr>
<tr>
<td></td>
<td>6. Some commercial reactors becoming available</td>
<td>c. Optoelectronic applications</td>
</tr>
<tr>
<td>3. MBE</td>
<td>1. Laboratory process for growing special structures such as heterojunctions or quantum well structures</td>
<td>1. If MOCVD cannot grow quality heterojunctions, MBE may be the only alternative for modulation-doped structures</td>
</tr>
<tr>
<td></td>
<td>2. In situ analytical instrumentation allows fundamental growth kinetics studies</td>
<td>2. While production systems with reduced analytical capabilities will become available, equipment is expected to be more expensive than for other epitaxial technologies</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3. Will find use for growing special structures</td>
</tr>
</tbody>
</table>
### Table III-10. (Continued)

<table>
<thead>
<tr>
<th>Technology</th>
</tr>
</thead>
<tbody>
<tr>
<td>4. Ion Implantation (Doping - not matrix growth)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Current Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. Implantation of donors up to 1 MeV demonstrated; the energies most used are 20-400 keV; a 400-keV Si implant results in 0.35- to 0.4-μm-thick n layer in GaAs</td>
</tr>
<tr>
<td>2. Implantation of acceptors in GaAs up to 400 keV demonstrated</td>
</tr>
<tr>
<td>3. Mature production technique for Si devices; equipment handling 100-mm-diam substrates, multisubstrate end stations, and 400-keV machines are commercially available</td>
</tr>
<tr>
<td>4. Operational capless and encapsulated furnace-annealing techniques developed</td>
</tr>
<tr>
<td>5. Laser, e-beam, and radiant-heat annealing for GaAs being developed</td>
</tr>
<tr>
<td>6. Techniques for implant/anneal of donors and acceptors in InP and other III-V compounds being developed; qualitatively similar to GaAs</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Future Trends</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. Will find application in GaAs microwave and gigabit-rate logic as SI GaAs substrate quality continues to improve</td>
</tr>
<tr>
<td>2. Radiant annealing by means of pulsed (3-10 s) quartz halogen or arc lamps will make process more cost-effective, radiant anneal will also result in more flexible integration of implantation with device processing</td>
</tr>
<tr>
<td>3. Will probably be the dominant doping technology in GaAs FET-based monolithic microwave technology and multigigabit-rate ICs</td>
</tr>
<tr>
<td>4. More effort on implantation into InP and GaInAs/InP alloys</td>
</tr>
</tbody>
</table>
mixers, switches, amplitude-controlled amplifiers, limiters and limiting amplifiers, and frequency discriminators. Furthermore, single- and dual-gate GaAs FETs are key elements in monolithic microwave and multigigabit-rate digital integrated circuits. Frequency coverage of GaAs FETs is continuously expanding and has now reached the 26- to 40-GHz band.

In addition to the maturing GaAs FET technology, many novel device configurations of potential importance are being studied in many laboratories all over the world. Current research includes the investigation of other III-V compounds, such as Ga$_{0.47}$In$_{0.53}$As, that have electrical properties superior to those of GaAs; and of devices such as wide-bandgap-emitter bipolar transistors and permeable-base transistors.

This section concentrates on discrete devices. Table III-II summarizes the currently important discrete III-V compound active microwave devices. Table III-II is divided into commercially available devices, devices under advanced development, and exploratory devices. We will consider all of these categories, with emphasis on the latter two.

We have divided solid-state active microwave devices into two categories, viz., two- and three-terminal devices. The characteristic features of two- and three-terminal active microwave devices are as follows:

1. Two-terminal active microwave devices are negative-resistance devices. They are easier to use in oscillator than in amplifier applications. A circulator or a 90° 3-dB hybrid must be used to separate input and output signals when amplification is required. Negative-resistance devices can serve as locked oscillators for high-gain, relatively narrowband amplification or as stable reflection amplifiers. The negative resistance and reactance of two-terminal devices are a function of drive level, leading to problems in linear communications amplifier applications. Gewartowski describes a case history of the design of an IMPATT amplifier for a Bell System repeater application [78] that illustrates the many problems involved in amplifier design with two-terminal oscillators.

In contrast, three-terminal devices, such as transistors, possess excellent input/output isolation, are unconditionally stable over large bandwidths, are easy to characterize under small- and large-signal conditions, and are well suited to amplifier applications. With external feedback networks, they can be used as oscillators.
<table>
<thead>
<tr>
<th>Commercially Available</th>
<th>Advanced Development</th>
<th>Exploratory Development</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Two-Terminal Devices</strong></td>
<td><strong>Two-Terminal Devices</strong></td>
<td><strong>Three-Terminal Devices</strong></td>
</tr>
<tr>
<td>• GaAs TEDs (Gunn devices)</td>
<td>• GaAs IMPATTs</td>
<td>• GaAs MESFETs 18-40 GHz</td>
</tr>
<tr>
<td>50 GHz - 100 mW</td>
<td>15 GHz - 2 W</td>
<td>• InP TEDs</td>
</tr>
<tr>
<td>94 GHz - 20 mW</td>
<td>20 GHz - 1 W</td>
<td>• InP MISFETS</td>
</tr>
<tr>
<td>110 GHz - 2-5 mW</td>
<td></td>
<td>• Ga_{0.47}In_{0.53}As MISFETs</td>
</tr>
<tr>
<td>• GaAs IMPATTs</td>
<td>• Low-Noise GaAs MESFETs</td>
<td>• GaAs Permeable-Base</td>
</tr>
<tr>
<td>15 GHz - 2 W</td>
<td>12- to 26-GHz Band</td>
<td>Transistors (PBTs) -</td>
</tr>
<tr>
<td>20 GHz - 1 W</td>
<td></td>
<td>$f_T &gt; 100$ GHz</td>
</tr>
<tr>
<td><strong>Three-Terminal Devices</strong></td>
<td></td>
<td>• GaAs/GaAlAs Modulation-Doped Channel FETs</td>
</tr>
<tr>
<td>• Low-Noise GaAs MESFETs</td>
<td>• GaAs Power MESFETs</td>
<td>• Ballistic Submicrometer</td>
</tr>
<tr>
<td>4 GHz - 1 dB NF</td>
<td>S-Band - 5-20 W</td>
<td>Channel Devices</td>
</tr>
<tr>
<td>12 GHz - 2.5 dB NF</td>
<td>X-Band - 1-5 W</td>
<td>• GaAs/GaAlAs Heterojunction</td>
</tr>
<tr>
<td>• GaAs Power MESFETs</td>
<td>Ku-Band - 1-2 W</td>
<td>Bipolar Transistors</td>
</tr>
<tr>
<td>S-Band - 1-5 W</td>
<td></td>
<td>(HBTs)</td>
</tr>
<tr>
<td>X-Band - 1 W</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ku-Band - 0.5 W</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Two-terminal active devices utilize the transit time of carriers through the device to generate the negative resistance. In contrast, the frequency response of three-terminal devices is limited by transit time effects. Two-terminal devices are currently easier to fabricate than three-terminal devices for frequencies of 20 GHz and higher. For example, GaAs TEDs and Si IMPATTs operate at frequencies up to 100-120 GHz and 200-250 GHz, respectively.

In summary, two-terminal devices are particularly suited for oscillator applications (e.g., local oscillators in receivers, beacon transmitters, VCOs, etc.) and at frequencies where three-terminal devices are not available. At frequency regions where both two- and three-terminal devices are available, as a general rule the three-terminal device is preferred. Table III-12 summarizes the qualitative advantages of three-terminal devices for amplifier applications.

Table III-12. ADVANTAGES OF THREE-TERMINAL OVER TWO-TERMINAL DEVICES FOR AMPLIFIERS

- Excellent Input/Output Isolation
- Well-Behaved Amplifier Characteristics
  - Bandwidth Relatively Insensitive to Drive
  - Monotonic Gain Saturation
  - Straightforward Small- and Large-Signal Characterization
- Good Linear Amplifier
  - Low Intermodulation Distortion
  - Low Variation of Phase Shift with Drive
  - Lower AM/PM Conversion
  - Better Phase Linearity
- Much Lower Noise Figure
- Simpler Circuits
- Easier Temperature Compensation
- Smaller Amplifier Size and Weight

1. Two-Terminal Devices

   Active two-terminal microwave devices are negative-resistance devices. The real part of their impedance is negative over a range of frequencies. In a
negative-resistance element, the current and voltage are 180° out of phase, and a current I flowing through a negative resistance -R will produce a voltage rise -IR, while a power of \( P = I^2R \) will be generated by the power supply associated with the negative resistance. Figure III-7 is a plot of the real and imaginary parts of the impedance \( Z \) associated with a typical negative-resistance device. In this example, \( \text{Re}[Z] < 0 \) over the range from 8 to 16 GHz.

![Figure III-7. Real and imaginary parts of the impedance of a typical transferred-electron device vs frequency.](image)

In microwave applications, the active device is mounted at the end of a transmission line. If the real part of the circuit impedance, \( \text{Re}(Z_c) \), is negative at a given frequency, then an rf signal incident upon the circuit will be amplified and the power in the reflected wave will be larger than that in the incident wave. The reflection gain, \( G \), defined as the ratio of the reflected power \( P_R \) to the incident power \( P_{\text{in}} \) is given by

\[
G = \frac{P_R}{P_{\text{in}}} = \frac{\left[ R_o - \text{Re}(Z_c) \right]^2 + \left[ \text{Im}(Z_c) \right]^2}{\left[ R_o + \text{Re}(Z_c) \right]^2 + \left[ \text{Im}(Z_c) \right]^2}
\] (2)

where \( R_o \) is the characteristic impedance of the transmission line. Clearly when \( \text{Re}(Z_c) > 0 \), the power in the reflected wave is smaller than that in the
incident wave. In practical reflection amplifiers, which contain negative-
resistance elements, the input and output signals are separated by a ferrite
circulator or a 90° 3-dB hybrid, as shown in figure III-8.

![Figure III-8. Reflection amplifier using two-terminal negative-
resistance devices.](image)

In negative-resistance oscillators, a resonant circuit and load are placed
across the negative-resistance element, as shown in figure III-9. The system
will break into spontaneous oscillation if there is a net negative resistance
at the resonant frequency. In general, two-terminal negative-resistance
devices are easier to use as oscillators than amplifiers.

The two-terminal negative-resistance microwave devices of current interest
are as follows:

1. **Transferred-electron (Gunn) devices:** In transferred-electron devices
(TEDs), negative resistance is achieved by taking advantage of the negative
differential mobility (dv/dE) of electrons in certain n-type III-V compounds,
mainly GaAs and InP. The basic theoretical concepts underlying the operation
of TEDs were developed during the early 1960s; the first experimental TEDs were
described in 1963. As TED technology became relatively mature, it was covered in several textbooks [79,80]. We will not describe TED device physics and operating modes.

ii. Impact avalanche transit-time devices (IMPATTS): The IMPATT diode, unlike the TED, is a junction (pn or Schottky barrier) device. The negative resistance in IMPATTS is produced by appropriately combining impact avalanche breakdown and carrier transit-time effects [81]. In principle, since IMPATTS do not rely upon the band structure qualitatively, they can be fabricated from any semiconductor. The technologically important semiconductors are GaAs and Si. The theory of the device was first published by Read in 1958, and the first experimental device was described in 1965. Like the TED, the IMPATT in its many forms is now a relatively mature device and has been described in many textbooks [81] and review articles [82].

a. Device Performance

Figures III-10 and III-11 show the state of the art of cw two-terminal microwave active devices at the end of 1981. These output power and efficiency numbers represent the best laboratory-type devices in a single package. The single package may, however, contain multimesa chips to minimize thermal resistance. The active devices included in the figures are GaAs and Si IMPATTS, and GaAs TEDs. Some results for InP TEDs are also shown. InP TEDs are still in the exploratory stage. The output power and efficiencies for the two-terminal devices are in oscillator circuits. Figures III-10 and III-11 also
include some data points for GaAs FETs in amplifier circuits. Note that GaAs FETs are making significant inroads into the frequency range once dominated by two-terminal devices. From figures III-10 and III-11, the following general conclusions can be drawn:

(1) Power levels that can be achieved with TEDs are about an order of magnitude lower than those from IMPATTs. The operating efficiency is also lower. GaAs TEDs have, however, lower AM noise than IMPATTs, especially at modulation frequencies further away from the carrier. This is illustrated in figure III-12 [83]. TEDs are thus more suited to receiver local oscillator (LO) applications, while IMPATTs are better for transmitter applications.
Figure III-11. State of the art (efficiency) of two-terminal cw microwave devices. GaAs FET data also shown to indicate inroads made by three-terminal devices.

Figure III-12. AM noise characteristics of millimeter-wave IMPATT and Gunn oscillators [83]. Redrawn with permission from Microwave Journal.
(2) GaAs IMPATTs have significantly higher efficiency than Si IMPATTs for frequencies below 35-40 GHz. Si IMPATTs operate at frequencies up to about 250 GHz. In fact, for frequencies greater than 30 GHz, Si IMPATTs and GaAs TEDs represent the only devices that are currently commercially available. From 100 GHz onwards, Si IMPATTs currently reign supreme.

(3) For frequencies over 30 GHz, the performance of developmental InP TEDs lies between that of GaAs TEDs and that of Si IMPATTs.

(4) GaAs FETs are now entering the picture in the 18- to 26-GHz band and will, in general, replace two-terminal devices except perhaps in LO applications.

Figures III-13 and III-14 show low-duty-cycle pulsed characteristics of two-terminal devices. The same general comments also apply for pulsed operation.

Figure III-13. Low-duty-cycle pulsed operation of single-package, two-terminal microwave devices - peak power.
b. Amplifiers

Some two-terminal device amplifier considerations are briefly described. We reiterate that when both two- and three-terminal devices are available, use of the latter configuration results in much superior performance.

In general, TEDs exhibit a larger value of negative resistance over a wider bandwidth than do IMPATTs. This implies that a broader bandwidth can be obtained with TED amplifiers. Whereas TEDs operate in a low-constant-voltage, high-current mode, IMPATTs operate at higher voltages and lower (constant) current. As described in Section III-B.1.a (above), IMPATTs have higher output power capability but also have higher noise figures. Table III-13 presents a comparison (not exhaustive - only for illustration) of the performance and specifications of commercially available GaAs TEDs and Si IMPATT amplifiers.

IMPATTs and TEDs can operate as either stabilized amplifiers or injection-locked oscillators (ILO). In general, stabilized amplifiers provide wider bandwidth (5-10%), lower gain, lower output power, and better linearity; ILOs
### Table III-13. COMMERCIAL Si-IMPATT AND GaAs TED AMPLIFIERS* [84]

<table>
<thead>
<tr>
<th>Amplifier</th>
<th>26-40 GHz</th>
<th>40-60 GHz</th>
<th>50-75 GHz</th>
<th>75-110 GHz</th>
</tr>
</thead>
<tbody>
<tr>
<td>Si IMPATT ........</td>
<td>200 mW</td>
<td>100 mW</td>
<td>60 mW</td>
<td>20 mW</td>
</tr>
<tr>
<td>GaAs TED ........</td>
<td>100 mW</td>
<td>40 mW</td>
<td>20 mW</td>
<td>--</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Other Typical Specifications</th>
<th>Si-IMPATT Amplifiers</th>
<th>GaAs TED Amplifiers</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gain (dB min)</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>Bandwidth (GHz min)</td>
<td>0.5</td>
<td>1.0</td>
</tr>
<tr>
<td>Efficiency (% typical)</td>
<td>1.0</td>
<td>0.5</td>
</tr>
<tr>
<td>Harmonic Content (dB typical)</td>
<td>30</td>
<td>15</td>
</tr>
<tr>
<td>Amplitude-Modulation to Phase-Modulation Conversion (°/dB typical)</td>
<td>5.0</td>
<td>5.0</td>
</tr>
<tr>
<td>Spurious Responses (dBc)</td>
<td>60</td>
<td>60</td>
</tr>
<tr>
<td>Noise Figure (dB typical)</td>
<td>40</td>
<td>22</td>
</tr>
<tr>
<td>Operating Voltage (V max)</td>
<td>40</td>
<td>7.0</td>
</tr>
<tr>
<td>Operating Current (A max)</td>
<td>0.5</td>
<td>3.0</td>
</tr>
</tbody>
</table>

*For illustrative purposes only; not exhaustive list.

are more suited for narrowband, high-gain, higher-output-power applications. Examples of systems suited for ILO are radar and FM communication systems. At millimeter waves, where IMPATTs currently find most application, ILOs are easier to implement than stabilized amplifiers [83]. This is particularly true when IMPATTs with more complex doping profiles (double-drift, Read) are used. ILOs follow the classical rule of $\sqrt{G \times BW}$ (bandwidth) = constant; a gain-bandwidth product of 3-6 GHz is typical at millimeter waves [84].

Table III-14 provides examples of IMPATT amplifiers reported in the literature [78]. Note that they all are narrow-bandwidth amplifiers for FM microwave radio applications. The noise figures are in the 26- to 50-dB range, and overall efficiencies are less than 10%. To provide a contrast, we have also included some published results on medium-power GaAs FET amplifiers. Note that output powers as high as 25 W with over 18% efficiency and AM/PM conversion of about 1°/dB at 5 GHz have been achieved [85]. The performance of the GaAs FET amplifier developed by RCA in the 3.7- to 4.2-GHz band is even more impressive [86].
Table III-14. IMPATT AMPLIFIER PERFORMANCE*

<table>
<thead>
<tr>
<th>Frequency (GHz)</th>
<th>Output Power (W)</th>
<th>Gain (dB)</th>
<th>Noise Figure (dB)</th>
<th>Overall Efficiency (%)</th>
<th>Stages</th>
<th>Diode Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMPATT Amplifiers [78]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.0</td>
<td>1.0</td>
<td>20</td>
<td>48</td>
<td>4</td>
<td>1</td>
<td>Si (Flat)</td>
</tr>
<tr>
<td>6.0</td>
<td>1.6</td>
<td>22</td>
<td>43</td>
<td>7</td>
<td>1</td>
<td>GaAs (Flat)</td>
</tr>
<tr>
<td>6.0</td>
<td>10</td>
<td>30</td>
<td>30</td>
<td>7</td>
<td>1</td>
<td>GaAs (Flat)</td>
</tr>
<tr>
<td>11.0</td>
<td>3.5</td>
<td>25</td>
<td>36</td>
<td>6</td>
<td>1,2,3</td>
<td>GaAs (Flat)</td>
</tr>
<tr>
<td>6.0</td>
<td>10</td>
<td>40</td>
<td>26</td>
<td>6</td>
<td>1,2,3</td>
<td>Gunn</td>
</tr>
<tr>
<td>13.5</td>
<td>5</td>
<td>57</td>
<td>--</td>
<td>10</td>
<td>1,2,3</td>
<td>GaAs (Flat)</td>
</tr>
<tr>
<td>GaAs FET Amplifiers [85] [86]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4.9-5.2</td>
<td>25</td>
<td>29</td>
<td>--</td>
<td>18</td>
<td></td>
<td>Modified-Read</td>
</tr>
<tr>
<td>4.0-4.2</td>
<td>8.5</td>
<td>53</td>
<td>--</td>
<td>33</td>
<td></td>
<td>Modified-Read</td>
</tr>
</tbody>
</table>

*GaAs FET amplifier data shown to provide comparison.

At frequencies higher than 35 GHz, two-terminal Si devices still dominate. While two-terminal InP devices and three-terminal GaAs devices have begun to enter the 26- to 40-GHz band, Si IMPATTs represent the established technology in this band and at higher frequencies. A lot of work on devices, amplifiers, and passive power combiners is being carried out in the 35-, 40-, 60-, 94-, and 140-GHz regions. This work was reviewed by Kuno in 1981 [83].

2. Three-Terminal Microwave Devices - Microwave Transistors

Discrete Si n-p-n bipolar transistors began making significant contributions to microwave systems in the mid-to-late 1960s. Cost-effective transistors with proven reliability are commercially available for low-noise amplifiers, low-distortion linear amplifiers, high-power Class C amplifiers,
and oscillators. This holds true especially for frequencies below 3 GHz. An excellent, albeit slightly partisan, review of the status and prospect of microwave Si bipolar transistors has been given by Snapp [87]. At frequencies above 5 GHz, the inherent performance limitations of Si bipolars have prevented their viability. Even in the 2- to 5-GHz range, the Si bipolar transistor has been successfully challenged by GaAs FETs, particularly in medium-power (~10 W) linear amplifier applications [88]. We will not discuss Si bipolar transistors any further; their performance will, however, be used as a baseline for the discussion of GaAs FETs.

a. GaAs FETs

The discrete GaAs FET technology has matured rapidly over the last decade. An excellent tutorial review of GaAs FETs was given by Liechti in 1976 [89]. As a result of intensive effort, GaAs FET technology has progressed from the early demonstration phase to second- and third-generation processes and is finding many system applications. Nippon Electric 244 series low-noise FETs have been space-qualified and deployed in space (ANIK B). RCA has developed and space-qualified an 8.5-W, 55-dB gain, 3.7- to 4.2-GHz amplifier using GaAs FETs for the commercial advanced SATCOM satellite that will be launched late in 1982 [86].

The popularity of the GaAs FET is a consequence of its superior frequency response, low noise figure, high linearity, good power-added efficiency, and versatility. Many laboratories are currently developing low-noise GaAs FETs with 0.25-μm gate lengths that operate up to 30 GHz with noise figures as low as 4 dB, with 5 dB of associated gain [90]. RCA is developing power GaAs FETs that have demonstrated 20 dBm of output power with a 3-dB gain at 26 GHz. Work at RCA has shown GaAs FETs to be capable of operating with power-added efficiency as high as 72% at 2.45 GHz at a cw power level of 1.2 W.

i. GaAs FET Design Considerations: The GaAs FET is a majority-carrier device that operates by controlling the current flow through a conducting channel by means of a Schottky-barrier control gate. The basic device configuration and its equivalent circuit elements are shown in figure III-15(a). The operation of the device at high microwave frequencies requires the gate length to be less than 1 μm. The fundamental material properties of GaAs, such as high low-field mobility, high peak electron velocity, and the existence of an insulating (~10^6-10^8 Ω·cm) GaAs substrate, are of major importance for microwave operation.
A comprehensive analysis of GaAs FETs based on an analytic one-dimensional model was carried out by Pucel et al. [91]. While a simple form for the GaAs velocity-field characteristic is used, this model (known as the PHS model) predicts dc and small-signal parameters accurately enough for first-order device design. As the device gate lengths decrease, there is a possibility that the electrons do not reach equilibrium with the lattice. As a consequence, in short (submicrometer)-channel devices the electron velocity may actually be higher than the peak average velocity, leading to smaller transit-time and thus higher cut-off frequency [92]. The implications of these nonequilibrium effects are discussed in Section III.B (Exploratory Development). Figure III-15(b) shows the equivalent circuit of the GaAs FET.

A number of analyses of the noise behavior of GaAs FETs have been performed. The initial work was done by Van der Ziel [93], who predicted the noise behavior of the Shockley transistor. Later, Baechtold included the effects of velocity saturation by assuming that the average electron temperature in the channel is somewhat hotter than the lattice temperature [94]. The noise contribution of the velocity-saturated region of the device was, however, not calculated. This was subsequently done by Statz, Haus, and Pucel, who were the first to obtain good agreement with experiment [95]. These authors showed that the noise contribution of the high field region was due to drifting dipole
layers in the saturated drift velocity zone. Such diffusion noise was shown to be the dominant contribution under certain bias conditions. Use of this approach made it possible for the first time to correctly predict the dependence of noise figure on drain current.

No noise analyses that take nonequilibrium effects into account have been published. This problem is very complex, but rough predictions of the noise figure of short-gate devices can be made by extrapolating available analyses to short gate lengths and then inserting the gain-bandwidth product obtained from velocity overshoot (nonequilibrium) calculations into the noise figure expression.

In 1979, an alternative formulation of FET noise figure analysis was published by Fukui [96]. This work, based on empirical curve fitting to device characteristics, provides reasonable design guidelines for low-noise device optimization.

The major conclusions of the PHS calculations of device equivalent circuit parameters are summarized below:

(1) Under normal operating biases and channel thicknesses, most of the channel is in velocity saturation.

(2) A substantial fraction of the gate capacitance is due to parasitics. This fraction increases as gate length decreases.

(3) The transconductance depends directly on the saturated drift velocity of electrons. (Any increase in electron velocity due to nonequilibrium effects increases the transconductance.)

(4) Parameters, including transconductance ($g_m$), gate-source capacitance ($C_{gs}$), and gate resistance ($R_g$), are essentially fixed once gate length, material parameters, and source-to-gate spacing are chosen, and are not influenced strongly by geometrical layout or fabrication technology.

(5) Parasitic resistances ($R_s$) and ($R_d$), the gate metallization resistance ($R_g$), the drain resistance ($R_o$), and the drain gate capacitance ($C_{dg}$) are dependent on device design, construction, and channel material quality. Efforts to improve performance are therefore concentrated on controlling these parameters.

(6) At frequencies higher than X-band, extrinsic parasitics such as lead inductance and package capacitance become increasingly important.

The goal of this discussion is only to indicate factors affecting FET design. Details can be found in the literature [91]. Fukui's noise figure
analysis is discussed briefly in the following section on low-noise FETs.

11. Low-Noise GaAs FETs - 300 K Operation: The potential of GaAs FETs for low-noise applications is illustrated in figure III-16, where the best published noise figure data (late 1981) are shown as a function of frequency. Noise figure data of Si bipolar transistors are also shown to illustrate the significantly superior performance of GaAs FETs. Figure III-16 includes the theoretical noise figure computed by Fukui in 1979 [96] for a 0.25-μm gate-length, 65-μm gate-width GaAs FET optimized for low noise. For frequencies up to 18 GHz, the experimental data are close to the computed curve; at higher frequencies, where optimal noise matching is more difficult to achieve and circuit losses are higher, the experimental noise figures are also higher.

![Figure III-16](image)

Figure III-16. Minimum noise figure of GaAs FETs (late 1981 data). Number in parentheses is gate length. Best 1977 data shown to indicate progress. Theoretical curve for 0.25-μm gate-length GaAs FET also shown.
For solid-state devices at microwave frequencies, the gain is relatively low, and a better indicator of noise performance is the noise measure \( M \) [97]. The noise measure, first introduced by Haus and Adler [97], is defined as

\[
M = 10 \log_{10} \left( \frac{F - 1}{(1 - 1/G)} \right)
\]

where \( F \) is the noise figure (ratio) and \( G \) is the associated gain (ratio).

Figure III-17 repeats the GaAs FET data of figure III-16 but noise measure is displayed as a function of frequency. To obtain the lowest possible system noise figure, the first-stage device should be selected for the lowest noise measure. Table III-15 lists the noise figure, associated gain, and noise measure of some commercially available GaAs FETs.

To put these data into perspective and look at development trends, we briefly consider the low-noise FET optimization analysis of Fukui [96]. The noise performance of linear two-ports is characterized by four noise parameters: the minimum noise figure, equivalent noise resistance, optimum source resistance, and optimum source reactance. An active two-port device usually consists of the intrinsic part and surrounding parasitics. Each of the noise parameters of this device can be expressed in terms of the intrinsic device parameters and extrinsic parasitic parameters. The parasitic parameters are then classified into two categories, resistive and reactive. In microwave transistors, the minimum noise figure is relatively insensitive to the reactive parasitics, while the other noise parameters are strongly affected [96]. As the operating frequencies increase, these three noise parameters become increasingly influenced by the reactive parasitics, such as lead inductances and package capacitances. In contrast, the frequency characteristic of the minimum noise figure is reasonably well described regardless of the reactive parasitics.

Fukui shows that the minimum noise figure \( F_o \) can be written in terms of device geometrical and material parameters [96]. The equation for \( F_o \) is

\[
F_o = 1 + kf \left( \frac{NL^5}{a} \right)^{1/6} \left[ \frac{17 z^2}{hLg} + 1.32 z^2 \left( \frac{f}{hLg} \right) \right]^{1/2} + \frac{2.1}{a^{1/2}} N_{1}^{2/3} + \frac{1.1 L_{2}}{a_{2} N_{2} 0.82} + \frac{1.1 L_{3}}{a_{3} N_{3} 0.82} \right]^{1/2}
\]
Figure III-17. The data of figure III-16 converted to noise measure.

The parameters for equation (3) (see fig. III-18) are defined as follows:

- \( N \) = carrier concentration in channel \((x10^{16} \text{ cm}^{-3})\)
- \( N_1, N_2, \text{ and } N_3 \) = carrier concentration in regions 1, 2, and 3, respectively \((x10^{16} \text{ cm}^{-3})\)
- \( L \) = channel length (\(\mu \text{m}\))
- \( L_1, L_2, \text{ and } L_3 \) are lengths (\(\mu \text{m}\)) of regions 1, 2, and 3, respectively
- \( L_g \) = gate metal length (\(\mu \text{m}\))
- \( f \) = operating frequency (GHz)
- \( h \) = thickness of gate metallization (\(\mu \text{m}\))
- \( a \) = channel thickness under gate (\(\mu \text{m}\))
- \( a_1, a_2, a_3 \) are thicknesses (\(\mu \text{m}\)) in regions 1, 2, and 3, respectively
- \( k \approx 0.04 \), an experimentally determined constant
- \( z \) = unit (gate-stripe) gate width (mm)

\[
M = 10 \log_{10} \left[ 1 + \frac{(F-1)}{(1-L/G)} \right]
\]

\( F \) = Noise Figure (Ratio)

\( G \) = Associated Gain (Ratio)
Table III-15. COMMERCIAL LOW-NOISE GaAs FETs (Dec. 1981) - TYPICAL PERFORMANCE*

<table>
<thead>
<tr>
<th>Manufacturer</th>
<th>Type No.</th>
<th>Noise Figure, F (dB)</th>
<th>Associated Gain, G (dB)</th>
<th>Noise Measure, M** (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>4 GHz</td>
<td>8 GHz</td>
<td>12 GHz</td>
</tr>
<tr>
<td>Alpha</td>
<td>ALF3000 (C)†</td>
<td>0.9</td>
<td>1.5</td>
<td>2.1</td>
</tr>
<tr>
<td></td>
<td>ALF3003 (P)†</td>
<td>0.9</td>
<td>1.5</td>
<td>2.1</td>
</tr>
<tr>
<td>Avantek</td>
<td>AT8040 (P)</td>
<td>2.4</td>
<td>9.0</td>
<td>2.67</td>
</tr>
<tr>
<td></td>
<td>AT8041 (C)</td>
<td>2.0</td>
<td>2.8</td>
<td>10.0</td>
</tr>
<tr>
<td></td>
<td>AT8060 (P)</td>
<td>2.8</td>
<td>8.0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>AT8061 (C)</td>
<td>2.5</td>
<td>3.3</td>
<td>9.0</td>
</tr>
<tr>
<td>Dexcel</td>
<td>DXL2503A (C)</td>
<td>1.9</td>
<td>2.8</td>
<td>4.0</td>
</tr>
<tr>
<td>Mitsubishi</td>
<td>MGF1400 (P)</td>
<td>2.0</td>
<td>3.2</td>
<td>4.5</td>
</tr>
<tr>
<td></td>
<td>MGF1402 (P)</td>
<td>1.1</td>
<td>2.0</td>
<td>3.0</td>
</tr>
<tr>
<td></td>
<td>MGF1403 (P)</td>
<td>0.8</td>
<td>1.3</td>
<td>1.8</td>
</tr>
<tr>
<td></td>
<td>MGF1412 (P)</td>
<td>0.8</td>
<td></td>
<td>13</td>
</tr>
<tr>
<td>NEC</td>
<td>NE13700 (C)</td>
<td>0.8</td>
<td>1.2</td>
<td>1.9</td>
</tr>
<tr>
<td></td>
<td>NE13783 (P)</td>
<td>0.8</td>
<td>1.2</td>
<td>1.9</td>
</tr>
<tr>
<td></td>
<td>NE13783S (P)</td>
<td>0.8</td>
<td>1.2</td>
<td>1.6</td>
</tr>
<tr>
<td></td>
<td>NE38800 (C)</td>
<td>1.2</td>
<td>2.0</td>
<td>2.8</td>
</tr>
<tr>
<td></td>
<td>NE38883 (P)</td>
<td>1.2</td>
<td>2.3</td>
<td>3.2</td>
</tr>
<tr>
<td></td>
<td>NE70000 (C)</td>
<td>1.0</td>
<td>1.5</td>
<td>2.3</td>
</tr>
<tr>
<td></td>
<td>NE70083 (P)</td>
<td>1.0</td>
<td>1.5</td>
<td>2.3</td>
</tr>
<tr>
<td>Plessey</td>
<td>GAT 6/P100 (C)</td>
<td>1.0</td>
<td>1.5</td>
<td>2.2</td>
</tr>
<tr>
<td></td>
<td>GAT 6/P104 (P)</td>
<td>1.0</td>
<td>2.0</td>
<td>2.5</td>
</tr>
</tbody>
</table>

*Compiled by R. E. Askew (RCA).
†(C), chip; (P), packaged; S, selected by manufacturer for an optimum noise figure at 12 GHz.

**\[ M^\star = 10 \log_{10} \left[ 1 + \frac{F - 1}{1 - 1/G} \right] \]
‡(C), rank.
This expression assumes Al metallization for the gate and includes skin effect.

It is instructive to write $F_o$ in terms of the equivalent circuit parameters [96],

$$F_o = 1 + 0.27 \frac{L_f}{g_m (R_g + R_s)}$$

and

$$g_m \approx 0.023 \, a \, z \, (N/aL)^{1/3} \, S$$

where $g_m$ is transconductance, $a$ is the number of gate stripes of width $z$ in $az = Z$, the total gate width (mm). From equations (3) and (4) for $F_o$, the following statements can be made:

(a) To decrease the minimum noise figure $F_o$, it is necessary to reduce gate length $L_g$, source parasitic resistance $R_s$, and gate metal resistance, $R_g$.

(b) Source (and drain) parasitic resistances can be lowered by increasing doping under contacts (~$10^{18}$ cm$^{-3}$ n$^+$ regions), narrowing the source-gate spacing, and increasing the GaAs thickness under source and drain contacts (recessed-gate geometry).

(c) Gate parasitic resistance can be decreased by increasing metal thickness $h$, decreasing unit gate width $z$, and increasing gate length $L_g$. Increasing the gate length is obviously counterproductive.

Note that decreasing the gate length by itself is not useful - it is also necessary to increase the gate metal thickness and/or reduce the unit gate width. It is technologically difficult, for example, to reduce $L_g$ to 0.25 $\mu$m and increase $h$ to more than 0.5-1 $\mu$m.
Figure III-19, taken from Fukui's paper [96], illustrates some of these points. Note that going from a 0.9- to a 0.5-μm gate length, keeping z at 0.25 mm (curves b and c) does not decrease $F_o$ significantly. Curves c and d illustrate that keeping $L_g$ at 0.5 μm and decreasing z from 0.25 to 0.1 mm improves $F_o$ significantly. Figure III-20 shows a calculation by Hughes Research Laboratory [98] of the 12-GHz noise figure of a 0.25-μm gate-length GaAs FET as the gate metal thickness h is varied. Note the dramatic improvement in $F_o$ as h is increased.

![Graph showing noise figure and frequency relationship](image)

Figure III-19. Noise figure of GaAs FETs as a function of frequency computed for different device parameters by Fukui [96]. © 1979 IEEE.

An important point is that the minimum noise figure $F_o$ depends only on unit gate stripe width; the transconductance and hence gain, however, depend on total gate width. Since high gain and minimum noise figure are both important (i.e., to minimize the noise measure $M$), a multistripe gate geometry is usually preferred.
Figure III-20. Noise figure vs gate metallization thickness for 0.25-μm FET.

Fukui also points out that a quick estimate of the minimum noise figure of Si bipolar transistors at 300 K is given by the expression

$$F_{o\mid\text{min}} = 1 + bf^2 \left[ 1 + \left( 1 + \frac{2}{bf^2} \right)^{1/2} \right]$$

(5)

where $b = 40 \frac{I_c r_b}{f_T^2}$. $I_c$ is the collector bias current (A) and $r_b$ is the parasitic base resistance ($\Omega$). For the GaAs FET,

$$F_{o\mid\text{min}} = 1 + mf$$

where

$$m = \frac{2.5}{f_T^2} \left[ g_m \left( R_s + R_g \right) \right]^{1/2}$$

(6)

Thus, the noise figure of the Si bipolar transistor increases quadratically with frequency, while that of GaAs FETs increases linearly.
The following trends for conventional planar GaAs low-noise FETs may be anticipated:

(1) Work on the optimization of device geometry will continue. Major attention will be given to minimizing parasitic resistances, particularly the gate metal resistance. Use of thicker metallization and T-geometries are some possible alternatives. This trend will be limited by technological constraints.

(2) We believe that 0.25-μm gate length is close to the point of diminishing returns as far as gate-length minimization is concerned. For frequencies below Ku-band, optimized 0.5-μm gate-length devices may be adequate.

(3) The use of selective ion implantation to generate n+ source and drain regions will become more prevalent.

(4) Evolutionary improvement in material quality and manufacturing learning-curve effects will improve the noise figure of commercial devices, bringing them closer to "best" laboratory results.

(5) More low-noise "gain blocks" consisting of monolithic two- or three-stage amplifiers will probably come on the market. This procedure will minimize the packaging parasitics in the critical front end of receivers.

(6) GaAs FETs operating in the EHF band will become commercially available in the 1984 time frame.

Cryogenic GaAs FET Amplifiers: There are many applications, particularly those requiring large aperture antenna systems such as space communications and radio astronomy, where no current device operating at 300 K has sufficiently low noise. Cooled GaAs FET amplifiers can find use in many of these applications. An excellent discussion of this topic was presented by Weinreb in 1980 [99].

Figure III-21, taken from Weinreb [99], shows the 1980 state of the art for microwave low-noise amplifiers at both 300 K and cryogenic temperatures. At 20 K, the GaAs FET amplifier performance is almost comparable to that of parametric amplifiers (paramps). In addition, GaAs FETs have two inherent advantages: (1) The GaAs FET is much less critical to circuit impedance than a negative resistance amplifier such as a paramp. (2) The GaAs FET amplifier is powered by dc in contrast to paramps that need a power oscillator and tuned circuits at several times the operating frequency.

Figure III-22, again taken from Weinreb [99], shows the noise temperature of several commercial GaAs FETs (1979-1980 technology) at 4.5 GHz as a function of physical temperature. Weinreb also points out that cooling below 15 K does
Figure III-21. Cryogenic low-noise amplifier (~1979-1980) [99]. © 1980 IEEE.

Figure III-22. Noise figure of commercial low-noise GaAs FETs (1979-1980) as a function of temperature [99]. © 1980 IEEE.
not decrease noise temperature significantly since the thermal conductivity of GaAs decreases due to boundary scattering of phonons, and self-heating effects will dominate [99].

b. GaAs Power FETs

The microwave performance of GaAs power FETs has improved rapidly over the last few years as a result of intensive effort at several laboratories all over the world. Multichip devices that generate 20-30 W at C-band to single-chip structures generating 100 mW at 26 GHz have been demonstrated. As indicated earlier, RCA has developed and space-qualified 8.5-W, 55-dB gain, 33% overall efficiency GaAs FET amplifiers for SATCOM application in the 3.7- to 4.2-GHz band [86]. Researchers at Bell Laboratories are developing GaAs power amplifiers for radio relay applications. A 25-W GaAs FET amplifier in the 4.9- to 5.2-GHz band for a microwave landing system has been described in the literature [85]. The GaAs FET power amplifier is a very strong contender to replace medium-power (10-20 W) TWTAs in many communications applications. Table III-16 qualitatively describes the advantages of GaAs FET amplifiers compared to those of TWTAs.

Table III-16. ADVANTAGES OF FET AMPLIFIERS OVER TWTAs

- Lower Intermodulation Distortion
- More-Ideal Saturation Characteristics
- Smaller Variation in Phase Shift as a Function of Drive
- Lower AM/PM Conversion
- No Fine-Grain Gain Variations
- Longer Life

The replacement of TWTAs by GaAs FETs not only offers the time-honored advantages of solid-state devices such as smaller size and potential reliability, but can also result in significant performance enhancement. For example, in linear amplifiers for communications such as in multicarrier service, or for low-phase distortion amplifiers in FM-FDM service, the GaAs FET amplifier is superior to TWTAs [86]. For these applications, the TWTAs are generally operated in a back-off mode, leading to a large reduction in the TWTA dc-to-rf conversion efficiency. These tradeoffs are discussed by Dornan et al. of RCA in reference 86.
To put the state of the art of GaAs FETs in perspective, figure III-23 shows the typical cw and pulsed output power capability of commercial Si bipolar transistors as a function of frequency. A few data points for laboratory GaAs FETs are also shown. Note that the Si bipolar data are for Class C operation, while the GaAs FET data are for Class A (or AB) operation. Figure III-24 shows the output power-frequency data for both laboratory and commercial GaAs FETs. Note that commercial devices with about 0.75 W output power at 15 GHz are available (Feb. 1982 data), and experimental devices operating up to 30 GHz have been reported.

Figure III-23. Si-bipolar-transistor (classic amplifier) state of the art. GaAs FET (Class A or AB) points shown for reference.

i. Power GaAs FET Design Considerations: GaAs power FETs have many similarities with the low-noise devices but also have significant differences. Both similarities and differences are listed below.
Figure III-24. GaAs power-FET performance (~1982).

(1) The GaAs power FET operates at a much higher source-drain bias voltage than its low-noise counterpart. Operation at higher bias voltage is necessary to allow a sufficiently large voltage swing to generate the desired output power. The cut-off frequency of a GaAs FET generally decreases as the source-drain bias ($V_{DS}$) is increased [100]. This implies that at high microwave frequencies, the power FET is, in general, more difficult to realize than its low-noise counterpart. Furthermore, this requirement implies that the source-drain burnout voltage must be maximized. Source-drain burnout maximization is therefore a major research topic.

(2) The gate width of the power FET has to be made larger than that of a low-noise device. The gate width must be increased to provide sufficient current capability to obtain the required output power. To keep the gate metallization resistance small, a multistripe (interdigitated) geometry is employed to increase the gate width. Increasing the gate width also reduces the device impedance, making impedance matching difficult. This problem gets worse as the frequency increases. The approach usually taken is to determine the optimum gate width at a given frequency (or bandwidth) from impedance
considerations and to configure the device with "cells" of the optimum gate width. These cells can then be prematched to 50 Ω or any convenient impedance and then interconnected. This cell interconnection can be accomplished on the chip carrier (package) or in a monolithic format.

(3) As in the case of all power devices, the thermal impedance of the device must be minimized by proper heat-sinking. This requirement has led to several power FET designs (fig. III-25) that will be discussed presently.

(4) The device and mounting parasitics must be minimized. This requirement becomes more difficult to meet as the operating frequency increases. The source inductance and gate metallization resistance are two important parasitics that must be minimized.

A review of GaAs power FET design and performance was presented by DiLorenzo and Wisseman [101] in 1979. We briefly present part of their simplified analysis to illustrate some key points. The four points discussed above will then be amplified to illustrate current research trends.

Figure III-26 shows the simplified static I-V characteristics of a GaAs power FET. Curve C₁ shows the maximum device current Iᵦ when the Schottky barrier gate is forward-biased and the channel is completely open. Curve C₂ is the load line whose slope is the reciprocal of the load resistance. The point corresponding to Vₛ⧸, Iₛ⧸, V₊ is the quiescent operating point. The other important parameters are the knee voltage Vₓ and the limiting source-drain voltage Vₛ⧸ and Vₚ is the terminal pinch-off voltage (i.e., the channel is pinched off when V₊ = -Vₚ). This limiting voltage is set by the gate-drain avalanche breakdown voltage Vₛ⧸, as in the expression Vₛ⧸ = Vₛ⧸ - Vₚ.

Beyond this point, excess current occurs in the drain circuit due to avalanche breakdown that cannot be modulated by the gate and therefore does not contribute to device output power. The maximum output power can then be calculated to be

\[ P_m = \frac{I_f}{8} (V_{SD} - V_p - V_x) \]  

DiLorenzo and Wisseman claim that Pₘ is about 1 W/mm of gate width. In general, our experience shows that Pₘ is about 0.5-0.8 W/mm for most available devices. For frequencies about Ku-band, Pₘ is usually 0.5 W/mm and decreases as frequency increases. For optimum output power, I_f and Vₛ⧸ must be increased and Vₓ decreased. These parameters are interrelated: an increase in
(a) Flip-chip-mounted GaAs FET.

(b) Plated-heat-sink FET.

(c) Via-hole source-grounded power GaAs FET.

Figure III-25. Representative FET geometries [101]. © 1979 IEEE.
I_f by an increase in doping decreases the breakdown voltage $V_{GD}$. At constant doping, an increase in $I_f$ increases $V_p$, and so on. Thus tradeoffs have to be made, and these are usually determined empirically.

Gate-Drain Avalanche Breakdown. As indicated earlier, the onset of gate-drain avalanche imposes a constraint on the rf voltage swing and, hence, on the output power capability of GaAs power FETs. Wemple et al. [102] have shown empirically that the recognition of the surface depletion phenomenon in GaAs and minimization of the undepleted charge per unit area between the gate and drain can result in avalanche voltage factors of 2-3 above the bulk value. This is a result of the two-dimensional character of the channel electric field. Computer simulation by Curtice [103] confirms these conclusions. Recessing the gate by the surface depletion thickness and keeping the channel saturation current (prior to gate recessing) below 400 mA/mm of gate width is one appropriate strategy for minimizing breakdown [102]. Technological considerations such as well defined, uniform gate metallization without sharp edges, etc., are of equal importance.

Gate-Width Considerations. The strategies currently being used in various laboratories to increase gate width have been reviewed by DiLorenzo and Wissman [101]. These strategies comprise various methods for paralleling a number of gate stripes.

The planarity of the GaAs FET structure (i.e., source, drain, and gate contacts lying almost on a plane) requires that some means of isolation must be provided to prevent two of the three electrodes from short-circuiting. Fujitsu [104] and NEC [105] have used a gate-over-source crossover with dielectric
(SiO₂) isolation. This strategy makes efficient use of GaAs real estate at the expense of processing complexity. Fujitsu has developed a 26-mm-wide device.

Parallelism has been achieved by interconnection with wire bonding (TI), air-isolated metal bridging (RCA), flip-chip-bonding plated-up source pads (RCA, MSC, and Mitsubishi), and flip-chip-bonding metal-bridged sources (RCA, Mitsubishi). Flip-chip mounting also provides excellent heat-sinking and minimal parasitic source inductance. The flip-chip approach was pioneered by RCA [106].

However, increasing the gate width by paralleling results in reduced device impedance and makes circuit matching difficult. The impedance matching problem becomes more difficult at higher frequencies or when large bandwidths are required. As mentioned above [see under (2) in Section III.B.2.1], for such applications the preferred strategy is to prematch cells of optimum width and then interconnect cells in the package or in a monolithic format. The optimal cell width is a function of frequency, desired bandwidth, and to a certain extent the specific device geometry. For in-package matching, wire bonds can be used as inductors, and package standoffs as capacitors. Figure III-27 is a photograph of an on-carrier (package) matched amplifier. This configuration was developed by R. L. Camisa of RCA [107].

Thermal Management. The thermal design of a power device is of obvious importance. Thermal analysis depends on the specific device configuration and requires a three-dimensional heat-flow calculation. The thermal design of power FETs has been described by Wemple and Huang [108]. The following general statements can be made:

1. For power FETs that are mounted upright on the heat sink, heat must be removed through the GaAs substrates. With the relatively low thermal conductivity of GaAs, the substrate must be thinned. The minimum thickness is determined by technological considerations such as ease of thinning, breakage due to fragility of GaAs, and so on. It is difficult to thin the substrate to less than about 50 μm. After thinning, a metal heat sink can be plated on.

For multigate FETs (almost all power FETs), the gate-to-gate separation (i.e., the separation between adjacent heat sources) is another key design parameter. To prevent the thermal interaction between adjacent sources, it is desirable to increase their separation. Clearly, the thicker the substrate the more important the adjacent gate separation. Other considerations such as wavelength constrain this separation at higher microwave frequencies.
(2) For flip-chip-mounted FETs, the heat is removed through the source posts [108]. The spreading resistances between GaAs and the source posts and those between the posts and heat sink are important [see fig. III-25(a)]. Again,
gate-to-gate separation, source pad size, and integrity of the flip-chip bond are important.

It is significant that in most power FET designs, the temperature rise is about 50-70°C above ambient. This is considerably lower than that of solid-state devices like the IMPATT (with a temperature rise of ~200°C).

Parasitic Minimization. The minimization of parasitics is very important for GaAs FETs. We briefly discussed the effect of intrinsic parasitics on the frequency response of low-noise FETs; these considerations also apply to power devices. In addition, extrinsic parasitics, such as the source inductance \( L_s \) and mounting capacitances due to package standoffs, become important, particularly at higher frequencies. The device total gate width and the desired bandwidth also influence the amount of extrinsic parasitics that can be tolerated. Some strategies that have evolved and are being pursued are sheet grounding of the source pads, via-hole grounding of sources [109], and flip-chip mounting of the sources to a good rf ground [106]. Each method has both advantages and disadvantages, and it is difficult to make any specific statements other than emphasize the importance of minimizing \( L_s \).

ii. Amplifier Design Considerations. The major objective of this section is to review device technology. A brief but incomplete discussion on amplifier design is presented to indicate some important considerations. A major requirement for power amplifier design is to have a knowledge of the large-signal characteristics of the transistor [110]. Such characteristics can be obtained, for example, by using a load-pull technique preferably under computer control [111]. For satellite communications applications that require linear amplification with high efficiency, it is desirable to characterize the device by generating load impedance contours for constant output power, constant intermodulation distortion, and constant efficiency [86]. This procedure, described by Sechi [112], allows making the appropriate tradeoffs for specific applications.

Table III-17 describes the performance of an 8.5-W GaAs FET amplifier developed for RCA SATCOM by Dornan et al. [86] to indicate the excellent performance of GaAs FET amplifiers for communications applications.

c. Reliability

There is currently an intensive effort in many laboratories to improve the reliability of GaAs low-noise and power FETs and elucidate the failure mechanisms. The reliability of GaAs FETs is a function of the specific device design and
Table III-17. SUMMARY OF rf REQUIREMENTS AND PERFORMANCE FOR TWO ENGINEERING MODELS OF GaAs FET SATCOM AMPLIFIER [86]

<table>
<thead>
<tr>
<th>Performance Characteristic</th>
<th>Specified Values</th>
<th>Engineering Models</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Unit #1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Unit #2</td>
</tr>
<tr>
<td>1 Type I</td>
<td>3.7-3.9 GHz</td>
<td>Type I</td>
</tr>
<tr>
<td>Type II</td>
<td>3.85-4.05 GHz</td>
<td></td>
</tr>
<tr>
<td>Type III</td>
<td>4.0-4.2 GHz</td>
<td></td>
</tr>
<tr>
<td>2 High-Power Operating-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Point Power Output</td>
<td>8.5 (EOL)</td>
<td></td>
</tr>
<tr>
<td>Minimums (Watts)</td>
<td>8.50</td>
<td>8.71</td>
</tr>
<tr>
<td>3 Gain at High-Power</td>
<td>50-53</td>
<td>52.5-53.0</td>
</tr>
<tr>
<td>Operating Point (dB)</td>
<td></td>
<td>55.5</td>
</tr>
<tr>
<td>4 Small-Signal Gain (dB)</td>
<td>Typically 3-4 dB</td>
<td>55.0-56.0</td>
</tr>
<tr>
<td></td>
<td>greater</td>
<td>59.0</td>
</tr>
<tr>
<td>5 Small-Signal-Gain</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Flatness (Any Channel)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(dB p-p)</td>
<td>0.25</td>
<td>0.80</td>
</tr>
<tr>
<td></td>
<td>0.50</td>
<td></td>
</tr>
<tr>
<td>6 Small-Signal-Gain</td>
<td>±0.010</td>
<td>±0.02</td>
</tr>
<tr>
<td>Slope (Any Channel) (dB/MHz)</td>
<td></td>
<td>±0.02</td>
</tr>
<tr>
<td>7 Small-Signal Gain</td>
<td>1.3</td>
<td>1.50</td>
</tr>
<tr>
<td>Stability (Over Full</td>
<td></td>
<td>0.55</td>
</tr>
<tr>
<td>Temp Range) (dB p-p)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8 Level of IM Output</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Relative to Carrier</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input Levels (dB)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>-3</td>
<td>-13</td>
<td>-13</td>
</tr>
<tr>
<td>-10</td>
<td>-24</td>
<td>-23</td>
</tr>
<tr>
<td>-17</td>
<td>-32</td>
<td>-34</td>
</tr>
<tr>
<td>9 Harmonics Power</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Relative to Fundamental</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(Under Full Power) (dB)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2nd Harmonic</td>
<td>-12</td>
<td>~60</td>
</tr>
<tr>
<td>3rd Harmonic</td>
<td>~70</td>
<td>~70</td>
</tr>
<tr>
<td>10 Input VSWR</td>
<td>1.25</td>
<td>1.23</td>
</tr>
<tr>
<td>Output VSWR</td>
<td>1.15</td>
<td>1.09</td>
</tr>
<tr>
<td>11 Group Delay (Any</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Channel)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Variations ns p-p</td>
<td>0.5</td>
<td>0.25</td>
</tr>
<tr>
<td>Slope (Δr/Δf) MHz/10 MHz</td>
<td>0.1</td>
<td>0.04</td>
</tr>
<tr>
<td>12 Phase Shift in Degrees</td>
<td></td>
<td></td>
</tr>
<tr>
<td>for Input Drive Level of</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Carrier Below Operating</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Point of 0 dB</td>
<td>22°</td>
<td>5.2°</td>
</tr>
<tr>
<td>-3 dB</td>
<td>17°</td>
<td>8.0°</td>
</tr>
<tr>
<td>-6 dB</td>
<td>14°</td>
<td>7.0°</td>
</tr>
<tr>
<td>-10 dB</td>
<td>7°</td>
<td>4.0°</td>
</tr>
<tr>
<td>13 AM/PM Conversion (°/dB)</td>
<td>2.0</td>
<td>1.40</td>
</tr>
<tr>
<td>14 AM/PM Transfer (°/dB)</td>
<td></td>
<td>1.70</td>
</tr>
<tr>
<td>With Level of Unmodulated</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Carrier Relative to</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Modulated Carrier of -20</td>
<td>3.0</td>
<td>2.65</td>
</tr>
<tr>
<td>dB</td>
<td>2.0</td>
<td></td>
</tr>
<tr>
<td>15 Max Dissipation Over</td>
<td>27</td>
<td>23.36</td>
</tr>
<tr>
<td>Range of No Drive to</td>
<td></td>
<td>25.30</td>
</tr>
<tr>
<td>Operating-Point Drive (Watts)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16 Max Weight (lbs)</td>
<td>1.0</td>
<td>1.0</td>
</tr>
<tr>
<td>17 Max Size (in²)</td>
<td>20</td>
<td>15.68</td>
</tr>
<tr>
<td></td>
<td>15.68</td>
<td></td>
</tr>
</tbody>
</table>

* Excluding output isolator
geometry; we are therefore considering only the general features of the subject in this report.

The reliability of low-noise GaAs FETs has been extensively investigated [113-119]. The failure mechanisms and reliability are relatively well understood and it is claimed that the essential problems are practically solved [120]. The NEC-244 (Nippon Electric) low-noise GaAs FET is being used in the ANIK-B satellite that is operational and will be employed in the beacon and receiver sections of the RCA advanced SATCOM to be launched in October 1982. The Hewlett-Packard HP-2201 low-noise GaAs FET is being employed in the low-level stages of the solid-state power amplifier (SSPA) being developed by RCA for the advanced SATCOM.

The reliability of power transistors, however, is less well understood. A recent publication by Fukui et al. [120] describes the reliability of and failure mechanisms in GaAs power FETs developed by Bell Laboratories. The reliability aspects of power FETs are more complex than those of low-noise FETs. This is principally due to the fact that power devices operate at higher voltage (dc and rf) and current (dc and rf), and hence dissipate more power. The researchers at Bell Laboratories investigated GaAs power FETs with Al gates and silicon nitride passivation [120]. A total of 265 standard 6-mm-wide devices were aged under dc-bias conditions with and without rf drive at channel temperatures of 250, 210, and 175°C. One-million device hours were accumulated with no catastrophic failure. A very conservative estimate predicts that the failure rate for burnout at a maximum channel temperature in normal operation of 110°C would be below 100 FITs.* Degradation in the electrical parameters has been very slow even at 250°C channel temperature. It was estimated that the failure rate for gradual degradation at 110°C would be well below 100 FITs and most likely lower than 10 FITs. No deterioration in the properties of gates and ohmic contacts was observed. Diagnostic characterization has revealed that gradual degradation in the sample devices is caused by deterioration in the channel material. There was no noticeable difference in gradual degradation between devices aged with and without rf drive at the same channel temperature for more than 3000 h.

RCA has carried out a study of GaAs power FETs for communications satellite applications [86,121]. The design operating life of the satellite is 10

*One (1) FIT is one failure in test in $10^9$ device-hours.
years and thus requires highly reliable devices. The influence of parameter screening and device operating conditions on the lifetime of power GaAs FETs has been investigated. Under rf operating conditions, power FETs are subject to wide voltage and current excursions, which stress the devices near to maximum values. To ensure reliable, long-life operation, effective device screens and operating design guidelines were established.

RCA has conducted rf accelerated temperature testing of both commercial and screened GaAs FETs. The commercial devices were of two types: Fujitsu FLC-30 MM and FLS-50 MM. Both FETs are of similar construction with the FLC-50 having approximately 40% more active area. Eight devices of each type were tested at a channel temperature of 200°C with an rf input drive of 30.0 dBm at 4.0 GHz.

The commercial FLC-30 devices exhibited an S-shaped failure distribution with excessive gate current under rf drive as a precursor to early failure. Drain-source electromigration with Au-Ga hillock growth was the predominant failure mechanism. The FLS-50 devices, effectively being driven at a 30% lower rf power density, showed less severe electromigration at equivalent test times.

As a result of the testing of these commercial FETs, a screening and qualification procedure for "flight-quality" FETs was devised. Nineteen FLC-30 MA FETs that comply with this qualification procedure were then tested at a channel temperature of 190°C. An additional 10 qualified devices were tested at a channel temperature of 215°C. These FLC-30 MA devices were tested at a drain-source voltage of 9.0 V and an input drive of 27.5 dBm at 4.0 GHz.

These 29 devices had no infant failures. The predominant failure mode was graceful in nature; the predominant mechanism was drain-source migration with evidence of gate voiding in some devices. A catastrophic failure mechanism associated with hillock growth was identified. This effect occurs well after the useful life of the device, which is defined by a 0.3-dB decrease in the output power of the device.

Device screening, with a specification that includes a high-temperature rf burn-in, has been shown to eliminate early failures in GaAs power FETs. Flight-quality devices screened to this procedure are estimated to have an average failure rate, over a 10-year mission, of 2.0 FITs. This estimate is for an operating channel temperature of 85°C.

It is clear that while more research on GaAs FET reliability must be carried out, the preliminary results are very encouraging. RCA expects to
launch a SATCOM satellite with 8.5-W GaAs FET power amplifiers in October 1982. Table III-18 lists some examples of space-qualified GaAs FETs.

Table III-18. SPACE-QUALIFIED GaAs FETs*

<table>
<thead>
<tr>
<th>Device Type</th>
<th>Manufacturer</th>
<th>Part No.</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Low-Noise</td>
<td>Nippon-Electric, Japan</td>
<td>NEC-244</td>
<td>1. Being used in ANIK-B, operational</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>2. Will be used in RCA Advanced SATCOM, October 1982</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>3. Al-Gate Device</td>
</tr>
<tr>
<td>Low-Noise</td>
<td>Hewlett-Packard</td>
<td>HP-2201</td>
<td>1. Will be used in driver section of SSPA for RCA Advanced SATCOM</td>
</tr>
<tr>
<td></td>
<td>Palo Alto, Calif.</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Fujitsu, Japan</td>
<td>FLC-02</td>
<td>2. Al-Gate Device</td>
</tr>
<tr>
<td>Power-FET</td>
<td>Fujitsu, Japan</td>
<td>FLC-08</td>
<td>1. Used in SSPA, RCA Advanced SATCOM</td>
</tr>
<tr>
<td></td>
<td></td>
<td>FLC-15</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>FLC-30</td>
<td>2. Al-Gate Device</td>
</tr>
</tbody>
</table>

*Illustrative examples.

C. MULTIGIGABIT-RATE GaAs DIGITAL INTEGRATED CIRCUITS

The state of the art of GaAs MESFET-based digital ICs has come a long way since the publication of Van Tuyl and Liechti's pioneering paper in 1974 [122]. The circuit configuration they described, since termed buffered FET logic (BFL), is still one of the most popular among laboratories all over the world. Before discussing the features of GaAs digital ICs and their relative merits compared with Si technology, we present the following background information:

(a) Liechti et al. of Hewlett-Packard have developed a GaAs BFL three-chip set consisting of an 8:1 parallel-to-serial converter (programmable word generator) that generates 8-bit words at 5 Gb/s; a pseudorandom bit-sequence generator (PRBS) that produces a maximum-length sequence of 1023 bits at 2.5 Gb/s; and a recurrence-relationship test chip that receives and checks the PRBS for errors at 2 Gb/s [123]. They report a 30% functional yield for these MSI circuits consisting of about 500 active devices per chip [123]. The FETs used have 1 µm-gate lengths.
(b) Eden et al. of Rockwell International have reported on an 8x8 multiplier using the Schottky-diode FET logic (SDFL) approach that they pioneered [124]. The multiplier comprises 1008 SDFL gates with 6048 devices. This chip represents the highest level of integration reported to date for GaAs ICs. The multiplier has a multiply-time of 6 ns and dissipates 0.8 W. This performance compares favorably with a state-of-the-art Si ECL multiplier (TRW) that has a multiply time of 70 ns and a power dissipation of 1.2 W.

(c) Researchers at Thomson-CSF have described a quasi-normally-off GaAs FET logic circuit called the low-pinchoff voltage logic (LPFL). An 8-bit static random-access memory with 6000-\(\mu\)m\(^2\) cells and devices with 0.8-\(\mu\)m features with a decode time of 0.6 ns has been reported with LPFL [125].

The dramatic development of GaAs digital ICs in less than a decade clearly attests to their potential. The viability of GaAs-FET-based logic, the integration levels that can be achieved, and the potential advantages compared to Si logic technology are still being debated. A dispassionate comparison of the potential of GaAs and Si technology is not available in the literature. Such a comparison is difficult because of the many variables involved. Since the major demand for digital ICs is at lower speeds, Si technology has really not been pushed to its ultimate limits insofar as speed is concerned. The current effort on the development of Si-based very high speed integrated-circuit (VHSIC) technology will go a long way toward answering many of the questions raised above. The situation is further complicated by the fact that functional speed in logic subsystems can be increased by parallel processing - the advanced state of the art of Si technology (e.g., VLSI capability) is particularly suited for the parallel processing approach.

In spite of this uncertainty, it is clear that GaAs digital technology will have an impact on some important specialized applications, in particular, ultrahigh-speed real-time signal processing. We can make the following general statements:

(1) Computer simulation of GaAs and Si MESFETs with comparable geometries (1- and 0.5-\(\mu\)m gate lengths) shows that the GaAs MESFET can switch twice as much current as its Si counterpart in the same time [126]. This fact is a consequence of the higher low-field mobility of GaAs. Since the gate-source capacitance for GaAs and Si MESFETs is comparable, the GaAs switch is about twice as fast at the Si device. This is independent of fan-in and fan-out.
(These simulations do not include nonequilibrium effects such as velocity overshoot. Velocity overshoot will tend to favor the GaAs gate [92]).

(2) Measured switching data of Greiling et al. [127] show that GaAs gates are two-to-six times faster than comparable Si gates depending upon bias conditions. At low-bias conditions, the higher peak velocity in GaAs results in the six-times advantage and, at high-bias voltage, comparable values of saturated velocity reduce the advantage to a factor of 2 [126].

(3) Turn-on and turn-off time are two-to-three times lower (faster) for GaAs MESFETs than for comparable Si MESFETs [126]. Table III-19, taken from reference 126, shows a comparison between 1- and 0.5-μm GaAs and Si MESFETs.

Table III-19. TWO-INPUT MESFET NOR GATE

<table>
<thead>
<tr>
<th>Gate</th>
<th>F/E</th>
<th>t_{ON} (ps)</th>
<th>t_{OFF} (ps)</th>
<th>t_d (ps)</th>
<th>P_D (mW)</th>
<th>P_D t_d (pJ)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 μm Si</td>
<td>1/1</td>
<td>131</td>
<td>315</td>
<td>223</td>
<td>5.7</td>
<td>1.3</td>
</tr>
<tr>
<td>1 μm GaAs</td>
<td>1/1</td>
<td>55</td>
<td>101</td>
<td>78</td>
<td>12.3</td>
<td>0.96</td>
</tr>
<tr>
<td>1 μm Si</td>
<td>2/2</td>
<td>186</td>
<td>449</td>
<td>318</td>
<td>5.7</td>
<td>1.8</td>
</tr>
<tr>
<td>1 μm GaAs</td>
<td>2/2</td>
<td>84</td>
<td>152</td>
<td>118</td>
<td>12.3</td>
<td>1.5</td>
</tr>
<tr>
<td>0.5 μm Si</td>
<td>1/1</td>
<td>92</td>
<td>283</td>
<td>188</td>
<td>8.9</td>
<td>1.7</td>
</tr>
<tr>
<td>0.5 μm GaAs</td>
<td>1/1</td>
<td>47</td>
<td>110</td>
<td>79</td>
<td>14.7</td>
<td>1.2</td>
</tr>
</tbody>
</table>

(4) Barna has computed the propagation delay as a function of interconnection capacitance in two-input NOR gates with a fan-out of 2 for Si NMOS, CMOS, ECL, and GaAs depletion and enhancement MESFET technologies [128]. Figure III-28 shows these computations for 1-μm minimum geometries at gate power dissipation levels of 1 mW (typical LSI dissipation - 2000 gates/chip) and 0.2 mW (typical VLSI dissipation - 10,000 gates/chip). Clearly, under LSI conditions, GaAs technologies provide a performance superior to that of Si for custom logic. Under VLSI conditions, interconnection delay becomes more critical, and the advantage of GaAs technology is less clear. Eden has pointed
out, however, that a VLSI chip is designed so that the interconnection lengths in critical areas are small; long interconnections are used in less critical regions where slower signal propagation can be tolerated [129]. This consideration must also be factored in.

It is reasonable to conclude at this stage of development that while GaAs is indeed suitable for VLSI with 10,000 gates/chip, it is likely to have its greatest impact on specialized custom logic. The impact on VLSI circuits built with library cells and automatic placement routines will probably be limited [128].
1. GaAs MESFET-Based Logic Technologies

We will review the major GaAs MESFET-based logic technologies under development [130]. The superior electron dynamics of GaAs, along with the availability of semi-insulating \((10^7-10^8 \ \Omega \cdot \text{cm})\) GaAs substrates, make it very attractive for multigigabit-rate digital integrated circuits. The electron mobility in GaAs is about six times that of similarly doped bulk Si. Furthermore, the electron mobility in typical GaAs MESFET channels is 10 times that of Si NMOS FETs under strong inversion. Electron drift velocities in typical 1-\(\mu\)m gate GaAs MESFET channels \((\approx 1.5-2 \times 10^7 \ \text{cm s}^{-1})\) are several times those in Si NMOS devices \((\approx 0.65 \times 10^7 \ \text{cm s}^{-1})\) and occur at lower voltages [130]. Eden et al. have compared "\(K\)" values defined by the equation \(I_{DS} = K(V_{GS} - V_p)^2\) for GaAs and Si devices (fig. III-29) [130]. The \(K\) values for GaAs MESFETs for gate voltage \((V_{GS})\) close to threshold \((V_p)\) are higher than those for Si FETs. This implies that for identical loading and interconnect capacitances, GaAs MESFETs can achieve higher switching speeds at lower voltage swings. (This is identical to our previous statement that GaAs MESFETs are better current switches.) The semi-insulating GaAs substrate also results in much lower interconnect and parasitic capacitances than does bulk Si ICs (comparable to silicon on sapphire).

For a viable digital IC technology, the following requirements must be met simultaneously:

1. Ultrahigh switching speed. This implies low propagation delay, \(\tau_d\), and fast rise and fall times.

2. Low power dissipation per gate, \(P_D\).

3. Low dynamic switching energy; i.e., low power-delay product, \(P_D\tau_d\).

4. High process yield.

5. High gate density.

Figures are not given, since these requirements are interrelated. Delay, power dissipation, and gate densities must be traded off, depending on specific requirements.

a. Buffered FET Logic (BFL)

The first GaAs MESFET logic IC reported used the buffered FET configuration [122]. The BFL configuration is perhaps the most popular configuration and is being pursued by HP, RCA, Hughes Research Laboratories, Texas Instruments, Thomson CSF, Plessey, Philips LPE, Fujitsu, NEC, and others [125]. BFL circuits represent the fastest GaAs ICs reported to date (e.g., 5 GHz 8:1...
Figure III-29. Comparison of characteristics of GaAs silicon and short-channel MESFETs, and silicon NMOS drain current vs gate voltage (above threshold). In the MESFETs, the effective source-drain channel length equals the gate length, whereas in the NMOS devices it is shorter (as low as 0.3 µm for the $L = 0.7$ µm NMOS devices). GaAs HEMT devices have even sharper turn-on characteristics, and achieve $G_m = 409$ mS/µm transconductances with $L = 1.7$ µm (at 77 K) [128]. Reprinted with permission of VLSI DESIGN Magazine.
This configuration is on the high-speed side of the speed-power spectrum and is most suited for MSI and perhaps LSI levels.

Figure III-30 shows the basic inverter and NAND/NOR BFL circuit configuration. The characteristic features of the BFL configuration are as follows:

1. Circuits typically employ depletion-mode GaAs MESFETs with $\text{p} \leq -3 \text{ V} < V_{\text{p}} < -1 \text{ V}$. The gate requires a negative voltage to turn off the n-channel, and a positive drain voltage must be employed; level shifting must therefore be provided to make the input and output compatible.

2. In BFL, negative-voltage swing operation is achieved by level-shifting the positive drain voltage. This is done by using several forward-biased diodes in the source follower/load driver circuit. The drawback of this configuration is that a significant fraction of power is dissipated in the level-shift circuits.

3. The nonlinearity of the MESFET is used to implement the logic function. Higher-level logic, i.e., multiple NAND/NOR functions are possible by series/parallel combinations of switch transistors. Note that multiple input NAND/NOR gates can use one load driver and level-shift chain. The load driver (or buffer) transistor can be eliminated in noncritical paths, resulting in reduced power dissipation with a corresponding increase in delay [130].

4. A positive ($+V_{\text{DD}}$) and negative ($-V_{\text{SS}}$) power supply are required.

The attractiveness of the BFL approach lies in these features:

1. The BFL approach can be implemented using a single epitaxial or ion-implanted ($\sim 10^{17}$ cm$^{-3}$, 0.15-0.2 µm) layer by a process similar to that of a discrete microwave MESFET. Device isolation can be achieved by mesa isolation, by proton or B implant, or by single selective implant.

2. Multiple implantation, i.e., n$^+$ layers for contacts, can be added to improve performance.

3. The higher speed of this configuration makes possible MSI circuits (such as multiplexers/demultiplexers, PRN generators, and programmable dividers) that can find immediate application. These circuits can be used for "front end" signal processing to extend the frequency range of instrumentation, for increasing data bus rate by multiplexing/demultiplexing, in frequency synthesizer applications, etc.
(a) Basic inverter circuit.

(b)-(e) Options for the input section for NOR, NAND, and combined NAND-NOR functions.

Figure III-30. Basic circuit configurations for buffered FET logic [76]. © 1982 IEEE.

b. Schottky-Diode FET Logic (SDFL)

The SDFL is a variant of the BFL approach pioneered by investigators at Rockwell International [130]. In SDFL, the diodes do the logical positive ORing at the input, and depletion mode MESFETs provide inversion and gain.
Figure III-31 shows some typical SDFL gate configurations. The SDFL configuration has the following characteristics:

1. It uses clusters of small (typically 1 μm x 2 μm) Schottky diodes to perform logic OR function. These are further processed by MESFETs for series NANDing, drain dotting, etc.

2. High fan-in can be achieved at the first (diode) level. At the second (MESFET) level, fan-in is restricted to 2 or 3 in a manner similar to BFL.

3. Moving the diodes from a high-current to a low-current path results in substantial saving in power dissipation.

Figure III-31. Comparison of 1-, 2- and 3-level SDFL gate configurations. All FETs are depletion-mode, typically \(-1.5 < V_D < -0.5\) V; unshaded diodes are very small high-speed-switching Schottky diodes; shaded diodes are larger-area, higher-capacitance voltage-shifting diodes [76]. © 1982 IEEE.
(4) The use of small 1-μm x 2-μm diodes instead of MESFETs results in a saving in circuit area, leading to higher packing density. Use of two-terminal diodes instead of the three-terminal MESFETs reduces the number of vias (or overcrossings).

(5) As for the BFL configuration, a positive \( V_{DD} \) and negative \( -V_{SS} \) power supply are required.

As indicated earlier, the SDFL approach yields the highest complexity yet achieved with GaAs ICs [130]. This is an 8x8 multiplier with 1008 SDFL gates comprising 6048 active devices [130]. The SDFL configuration may be more suited to LSI and VLSI levels of integration than the BFL architecture. It has been stated that BFL circuits are at least 20% faster under similar conditions of power consumption and loading [130]. While this statement appears reasonable, it must not be taken as definitive.

The advantages of SDFL accrue at the expense of increased fabrication complexity. The increased fabrication complexity, however, results in a planar "silicon"-like process. The key features are (a) that multiple localized ion implantation (selective implantation) is used to define the MESFET channel, diode active layer, and MESFET and diode ohmic contact regions; these implantations are carried out through dielectric \( \text{Si}_3\text{N}_4 \) or photoresist masks [130]; (b) that the switching diodes are very small, usually 1 μm x 2 μm in size. This has necessitated improvement in lift-off technology such as the development of dielectric assisted lift-off, or multilevel lift-off processes [130]. The SDFL gate schematic cross section is shown in figure III-32. Fabrication processes used are reviewed in many papers [130,131] and will not be discussed.

Figure III-32. Cutaway view of a planar GaAs IC showing a dual-gate FET, a diode, and interconnects [76]. © 1982 IEEE.
c. Enhancement-Mode FET Logic

Enhancement-mode MESFETs (e-MESFETs) offer the following advantages:

1. The devices are normally-off, and gates can be coupled directly without any level shifting, leading to simpler circuits.

2. Circuits require only one power supply in contrast to the two required for d-MESFETs; this, again, leads to lower circuit complexity.

3. The power consumption in e-MESFET logic circuits is lower than for d-MESFETs; i.e., the former operate in the low-power region of the power-speed spectrum.

These advantages must be traded off against the following:

(a) The permissible voltage swing is low since Schottky-barrier gates on GaAs cannot be biased above about 0.7 V without drawing significant current. This in itself is not a significant disadvantage since a 0.5-V internal logic swing is desirable in ultralow power ICs. This implies, however, that an extremely tight control must be maintained on the doping and thickness of the relatively thin (~0.1 μm) active layer to keep it depleted under zero applied gate bias and still obtain good transconductance in the ON state. For reasonable noise margins and dynamic performance, the MESFET pinchoff voltages must have standard deviations better than about 25 mV - a very stringent technological constraint requiring excellent control over SI GaAs substrate quality, ion implantation, and annealing.

(b) The situation can be alleviated somewhat by using a p⁺n junction gate (e-JFET) [132] since GaAs p⁺n junctions have built-in voltages of about 1-1.2 V. The p⁺n junction gate can be achieved by an added ion implantation step [132]. This technology is still under development.

(c) The use of a heterojunction gate (e.g., p-type Ga₀.₅Al₀.₅As) can increase the barrier potential to 1.4 V [133]. This requires heteroepitaxy and more complex fabrication.

(d) The e-FET logic circuits are more sensitive to fan-in (FI) and fan-out (FO), and a significant increase in propagation delay must be expected for reasonably complex logic circuits (i.e., complex compared to simple ring oscillators).

In 1977, Fujitsu reported propagation delays of 280 ps with 265 μW/gate on ring oscillators with 1.2-μm e-MESFETs [134]. Thomson CSF obtained 650 ps with 20 μW/gate [135], and NTT and Hughes have reported 77 ps with 0.98 mW/gate [136], and 72 ps with 0.89 mW/gate [137], respectively.
Figure III-33 a shows the Directly Coupled FET Logic (DCFL) gate. The normally-off FET starts conducting for positive gate voltages. Logic "0" corresponds to near 0 V, and logic "1" is a positive voltage that is capable of turning on the following normally-off FET. The value of logic 1 is limited by the onset of gate forward conduction. Figure III-33(b) shows a normally-off FET with a depletion FET load. This well-known configuration will sharpen the transfer characteristic and improve the speed and power/delay product by about a factor of 2. The depletion-mode active load will, however, require a different carrier profile. This implies the use of a technology such as localized multiple implantation.

From a static point of view, the fan-out capability of the directly coupled FET logic is excellent, since it is determined by the very low gate-leakage currents. However, from a dynamic point of view, the switching speeds are reduced by the gate capacitance loadings by a factor of approximately 1/N where N is the number of loading gates, as in silicon MOS. In general, the current through the resistor, R_L, or active load is kept fairly low in DCFL so as to reduce static power and improve noise margin by reducing the "on"-voltage drop of the FET (output "low" voltage). Consequently, the output rise time under heavy fan-out loading conditions is poor.

Implementation of a MOSFET or MISFET technology in GaAs would eliminate the logic swing limitation completely, but attaining such devices has proven difficult. Some simple ring oscillators have been fabricated with a directly
coupled FET logic implemented with buried-channel GaAs MOSFETs with resistor loads. However, stable oxides have not yet been achieved in such circuits, and gate thresholds may shift according to the prior input-signal history. This instability does not prevent the demonstration of ring oscillators and other simple circuits in which the input waveform has a precisely symmetrical (50% duty cycle) nature, but severely degrades performance of general digital circuits. There is also a fundamental limitation that has prevented progress in GaAs MOS/MIS technology. This limitation is that the Fermi level in GaAs appears to be pinned at near midgap, minimizing the variation in surface potential that can be achieved by an insulating gate [138]. Thus inversion mode, normally-off GaAs MOS/MIS devices have not been fabricated. We will discuss InP and Ga0.47In0.53As MISFETs in Section III.E (Exploratory Development).

d. Quasi-Normally-Off or Low-Pinchoff FET Logic (LPFL)

The concept of quasi-normally-off MESFET logic described by researchers from Thomson CSF [139] derives from practical considerations. The objective is to achieve single-power supply operation while relaxing the stringent restrictions on pinchoff voltage uniformity required by e-MESFET logic circuits.

Figure III-34 shows the circuit diagram of an LPFL circuit [139]. The switch transistor $T_1$ is not quite normally-off, as shown in the inset. The analysis presented in reference 139 shows that a variation in $V_p$ of $T_1$ that can be tolerated is twice that for e-MESFET circuits. Furthermore, it shows that higher logic swings (of about 0.8 V compared to about 0.6 V) can be achieved than for DCFL. The advantages claimed for LPFL are:

1. High potential fabrication yield due to a relatively large tolerance to material and/or fabrication nonuniformities.

2. Single power supply ($\sim 3$ V) operation leading to packing densities of about 400 gates/mm$^2$.

3. Attractive speed-power tradeoff with propagation delays in the 100- to 200-ps range and a power-delay product of 50-200 fJ.

2. Performance

We will summarize the speed-power performance of the various GaAs MESFET logic technologies. The performance data presented are under laboratory conditions and use fabrication technologies ranging from single active layer to multiply-implanted wafers, from conventional contact photolithography to
direct-write-e-beam lithography. The goal is to provide a broad perspective, and better data may be found in current literature.

Figure III-35 shows a gate propagation delay vs power dissipation chart of various GaAs and Si logic technologies [140]. This chart is based on ring-oscillator data. While a ring oscillator is a very convenient circuit for evaluating a logic technology, the data should be interpreted with caution. Ring oscillator data may be optimistic because of unrealistically low loading capacitances or operation in quasi-Class A conditions – i.e., at voltages below that required to provide sufficient noise margin in practical digital circuits. Another example of misleading ring oscillator data is that excellent results were obtained on ROs fabricated with GaAs MOSFETs [141]. While ROs with symmetrical waveform operation (50% duty) can be realized, the drift in oxide-gate characteristics does not allow this device to operate in digital combinatorial circuits. Figure III-35 also includes data on high-speed Si NMOS devices. Table III-20 lists the best (Feb. 1982) data published in the literature.

The Si NMOS data listed in Table III-20 are impressive (e.g., a 65-ps propagation delay for a 0.25-μm gate-length device). This small gate length, however, requires very complex technology such as x-ray and/or e-beam lithography.
For comparable geometries, the GaAs devices have superior performance. The excellent performance of 0.25 μm NMOS Si devices illustrates why it is very difficult to make predictions about the commercial viability of GaAs ICs for digital logic. Si ICs are leveraged strongly by the investment in the Si technology base and the vast market for low-speed ICs. It can be argued, however, that advances in submicrometer lithography can also be applied to GaAs technology and that GaAs devices will always be faster than their counterparts.

Table III-20 also shows data for a heterojunction FET (HEMT) at low temperature (77 K). Note that logic speeds approach those for Josephson junction (JJ) devices, but operate at 77 K. Refrigeration required is thus less complex than that required for JJ devices. HEMTs are discussed in greater detail in Section III.E.

Table III-21 shows some published data on flip-flops that have been demonstrated with various GaAs IC approaches. Note that the maximum toggle frequency of the flip-flop depends on the specific circuit architecture chosen. The equivalent propagation delay computed from flip-flop performance is also shown.
TABLE III-20. RING OSCILLATORS

<table>
<thead>
<tr>
<th>GaAs IC Configuration</th>
<th>Gate Length (µm)</th>
<th>Gate Width (µm)</th>
<th>Power Dissipation (mW)</th>
<th>Propagation Delay (ps)</th>
<th>Speed-Power Produce (pJ)</th>
<th>Fan-In</th>
<th>Fan-Out</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. GaAs BFL [123]</td>
<td>1</td>
<td>?</td>
<td>10</td>
<td>50</td>
<td>0.5</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>2. GaAs BFL [112]</td>
<td>0.5</td>
<td>10</td>
<td>5.6</td>
<td>83</td>
<td>0.46</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>3. GaAs SDFL [124]</td>
<td>1.0</td>
<td>5</td>
<td>0.17</td>
<td>156</td>
<td>0.03</td>
<td>2</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>4. GaAs DCFL [136]</td>
<td>0.6</td>
<td>20</td>
<td>1.9</td>
<td>30</td>
<td>0.06</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>(e-MESFETs)</td>
<td>0.6</td>
<td>20</td>
<td>0.05</td>
<td>78</td>
<td>0.004</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>5. GaAs LPFL [139]</td>
<td>1.0</td>
<td>35</td>
<td>1.2</td>
<td>100</td>
<td>0.12</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>(Quasi-Normally-Off)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>77 K operation</td>
</tr>
<tr>
<td>6. GaAs/GaAlAs HEMT [143]</td>
<td>1.7</td>
<td>?</td>
<td>17</td>
<td></td>
<td></td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>7. Si NMOS [143]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Note effect of increasing fan-in and fan-out</td>
</tr>
<tr>
<td>a.</td>
<td>1.0</td>
<td>?</td>
<td>0.65</td>
<td>230</td>
<td>0.15</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>b.</td>
<td>1.0</td>
<td>?</td>
<td>0.2</td>
<td>1000</td>
<td>0.2</td>
<td>3</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>8. Si NMOS [143]</td>
<td>0.25</td>
<td>?</td>
<td>1.7</td>
<td>30</td>
<td>0.05</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>GaAs IC Technology</td>
<td>Circuit Approach</td>
<td>Theoretical Toggle Frequency</td>
<td>Measured Toggle Frequency (GHz)</td>
<td>Equivalent Delay (ps)</td>
<td>Power Dissipation/Gate (mW)</td>
<td>$P_D\tau_D$ (pJ)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>--------------------</td>
<td>------------------</td>
<td>-----------------------------</td>
<td>-------------------------------</td>
<td>----------------------</td>
<td>----------------------------</td>
<td>------------------</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1. GaAs BFL 1 μm [123]</td>
<td>NAND/NOR ÷ 2, complementary clock.</td>
<td>$1/2 \tau_D$</td>
<td>6.5</td>
<td>78</td>
<td>10</td>
<td>0.78</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2. GaAs BFL 0.7 μm [130]</td>
<td>D-flip-flop ÷ 2</td>
<td>$1/5 \tau_D$</td>
<td>3</td>
<td>67</td>
<td>40</td>
<td>2.7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3. GaAs SDFL 1 μm [130]</td>
<td>D-flip-flop ÷ 2</td>
<td>$1/5 \tau_D$</td>
<td>1.9</td>
<td>105</td>
<td>2.5</td>
<td>0.26</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4. GaAs DCFL 0.6 μm [136]</td>
<td>D-flip-flop ÷ 8</td>
<td>$1/4 \tau_D$</td>
<td>3.8</td>
<td>66</td>
<td>1.2</td>
<td>0.08</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
These propagation delays are in reasonable agreement with those computed from RO data.

3. Projections

The summary of our discussion (below), and an attempt to project developments in the state of the art, are confined to conventional GaAs digital IC technology. It is clear that GaAs offers major performance advantages over Si for multigigabit-rate digital ICs. The high mobility and electron velocity in short-channel (<1 μm) GaAs MESFETs result in much higher transconductance (or drain currents) than may be obtained for Si n-channel FETs at equivalent gate biases. This improved performance, along with the availability of the SI GaAs substrate, makes possible higher switching speeds and lower power-delay products than for Si devices. Experimental data on simple ring oscillators and more complex sequential logic circuits confirm this contention. Circuits with LSI complexity have been demonstrated with GaAs in a laboratory environment. Functional yields as high as 30% at 500 gate complexity have been reported.

Until recently, the technology of GaAs was fairly primitive, especially when compared to Si technology. This situation is changing rapidly with the development of multiple localized implantation technology, various modern epitaxial techniques such as MBE and MOCVD, and the increased availability of SI GaAs substrates suitable for direct implantation. The development of multiple localized implantation, in particular, has had a dramatic impact on the realization of planar "Si-like" ICs of LSI complexity in GaAs. Figure III-36 illustrates the evolution of GaAs IC technology [76].

We can envision the following scenario:

(1) GaAs MSI circuits fabricated by use of conventional contact and/or projection optical lithography with 1-μm features will become available for front-end high-speed digital systems. This category includes programmable dividers (prescalers), multiplexer-demultiplexers, PRN generators, etc. The three-chip set described by Hewlett-Packard falls in this area and will extend the range of instrumentation of these devices. The use of multiplexers/demultiplexers in conjunction with high-speed Si logic circuits can lead to data busses operating at multigigabit rates.

(2) GaAs e-MESFET-based memory circuits using 1-μm feature size are under development in Japan. These will be suitable for high-speed cache memory applications.
Figure III-36. Schematics showing the evolution of GaAs technology from the simple mesa-epitaxial D-MESFET to the present sophisticated planar multiply-implanted GaAs IC [76]. © 1982 IEEE.

(3) Speed-power optimized GaAs LSI circuits like the 8x8 multiplexer developed by Rockwell International will extend the range of fast-Fourier transformer (FET) processors and digital filters (formation of sum of products).

(4) The improvement in modern lithography (x ray, direct e-beam) that is being leveraged by Si technology will be applied to GaAs ICs. GaAs ICs with submicrometer gates with propagation delays in the 10- to 20-ps range will be developed by the mid-to-late 1980s.
The major applications foreseen for GaAs digital ICs are in front-end critical applications, real-time signal processing for military systems, and special high-speed circuits for space communications.

D. MICROWAVE INTEGRATED CIRCUITS

This section briefly discusses monolithic (MMIC) and hybrid microwave integrated circuits (HMIC) using GaAs. MMIC design considerations are reviewed by Pucel [144], and Belohoubek has reviewed trends in both MMICs and HMICs for EW applications [145]. It is emphasized at the very outset that we view these two approaches as complementary technologies.

The term monolithic implies that all active and passive elements including interconnections are formed into the bulk or defined on the surface of an insulating (or semi-insulating) substrate. The potential advantages of the MMIC approach are:

(1) Low cost: This advantage can be realized if a large number of identical circuits is required. The potential low cost is due to the use of batch fabrication processes (as in the case of digital circuits) and the minimization of wire bonds within the chip. Wire bonding is a labor-intensive operation, and the wire-bond inductance can vary from circuit to circuit, leading to unacceptable variations in performance.

(2) Improved performance: The elimination of wire bonds, and embedding all active and passive components within a printed circuit format, minimize parasitic elements (reactances) that limit performance. This is particularly true in broadband applications and in applications (e.g., at 20 GHz and higher) where one cannot tolerate any loss in device intrinsic performance.

(3) Improved reproducibility: This is a well-known consequence of the use of lithography to define devices and circuits. Material uniformity and other technological constraints must, however, be borne in mind.

(4) Small size and weight.

(5) Circuit design flexibility.

These potential advantages have to be balanced against the following disadvantages or problems:

(1) Low active-device/passive-component area ratio: In general in MMICs, only a small fraction of the chip is occupied by active devices. This is particularly true at the lower (10 GHz) microwave frequencies. In addition to poor usage of wafer real estate, the high processing cost and lower yield of
active device fabrication apply to the larger area occupied by passive circuitry [144]. This disadvantage is absent in the hybrid approach, in which the active- and passive-component technologies are separate and independent of each other.

(2) Circuit readjustment (tweaking) and trouble-shooting difficulty: The small chip size and complete on-chip interconnection make circuit fine-tuning and trouble-shooting difficult. This is an example of a feature that can be either an advantage or disadvantage depending on the circumstances. If the design is good and yields are high, this feature results in a cost-effective circuit. The development of CAD techniques will allow the design and extensive simulation of the circuit prior to fabrication. Parameter sensitivity analyses must be carried out to determine an optimal tradeoff between performance, sensitivity to material parameter variations, and sensitivity to fabrication tolerances. The development of microwave probes that allow on-wafer component testing will aid in trouble-shooting [146].

(3) Crosstalk: Unwanted rf coupling between adjacent lines on a circuit can occur if they are in close proximity [144]. This crosstalk can cause positive feedback in high-gain chains and lead to oscillations. A line spacing (S) greater than three times the substrate thickness (H) is recommended as a rule of thumb [144]. This factor increases chip area by decreasing packing density.

(4) Medium power circuits: MMICs are more suited to low-power level rather than medium-power (>1 W) applications. The thermal and electrical design considerations are, in general, not compatible. To efficiently remove heat by proper heat-sinking, it is necessary to use relatively thin (<100 μm) substrates to decrease thermal resistance. Use of thin substrates increases circuit losses and degrades circuit Q and performance. Good heat-sinking also requires that the bottom of the substrate be metallized and bonded to a metal with good thermal conductivity. This metal is generally at ground potential and introduces parasitic capacitances to ground. The presence of metal (ground plane) also influences the design of circuit elements such as inductors. One design strategy is to thin the substrate only under the heat-generating active device and filling that with metal (via-hole heat-sinking) [144]. While this approach may result in satisfactory performance, the differences in thermal expansion between the metal and substrate may lead to reliability problems.
In summary, the best candidates for monolithic applications are low-power circuits that have a very large volume potential and operate at frequencies of X-band or higher. Table III-22 summarizes the potential of MMICs. Note that in many critical applications, monolithic functional blocks used in hybrid circuits may result in improved performance. Examples are monolithic multi-stage amplifier "gain" modules, GaAs MESFETs with partial impedance matching, and mixer-LO blocks.

Table III-22. MONOLITHIC MICROWAVE INTEGRATED CIRCUITS (MMICs)

Potential Advantages
1. Low Cost: when a very large number of identical circuits is required
2. Improved Performance: elimination of wire-bond parasitics improves performance, particularly bandwidth
3. Small Size: particularly at high microwave frequencies (>10 GHz)
4. Improved Reproducibility and Reliability

Potential Disadvantages
1. Low Active-Device/Passive-Component Area Ratio
2. Circuit Adjustment and Trouble-Shooting Difficult
3. Crosstalk Problems Limit Packing Density
4. Problems with Integration of Medium-Power (>1 W) Devices

Potential Applications
1. Low-Power (<1 W), Very Large Volume Applications at X-Band and Higher Frequencies
   Driving Force - Potential Low Cost
2. Functional Blocks in Critical Applications
   Driving Force - Improved Performance

1. Hybrid Microwave Integrated Circuits

The term hybrid microwave integrated circuit refers to a single-substrate circuit "board" with passive components to which one or more active device chips are attached. We will restrict our attention to passive components and interconnects defined mostly by thin-film technology on suitable microwave
substrates like alumina, sapphire, quartz, or BeO. Because of its high thermal conductivity, BeO is the preferred medium for power circuits. The microwave passive components may be in either lumped or distributed from, or a combination of the two. The active and even some passive components may be soldered, epoxy-bonded, or diffusion bonded. Interconnects to these attached active (and passive) components may be made by wire or ribbon bonding.

Note that if the attached components are in a suitable format such as beam-lead or solder bumped, a wire-bondless reflow-soldered attachment can be made.

These are characteristic features of HMICs:

1. Active devices and passive circuits can be independently pretested before being committed to the circuit. This is particularly advantageous if the active devices are expensive or in short supply.

2. In contrast to MMICs, active devices can be procured from various sources. Use of MMICs implies in-house capability.

3. HMICs are more suited to medium- and higher-power applications than are MMICs, since insulating substrates with high thermal conductivity (e.g., BeO) can be used. It is also a common practice to attach active devices directly to a metal heat sink (usually the circuit frame) by suitable partitioning of the dielectric substrate. HMICs are the preferred choice in applications where a moderately large number of modules are required, in cases where high heat dissipation makes the use of GaAs as a substrate material marginal, and especially, although not exclusively, in applications with frequency coverage below X-band. Since, in hybrids, different materials and processing steps can be used for the circuits and the devices, each type can be optimized with regard to its specific requirements. The circuit substrates can be lower in cost and have better heat-dissipation properties and lower loss properties than the substrates used for device fabrication.

To achieve very small size, light weight, high reliability, and low cost, the ideal hybrid may take the following form: a single substrate (alumina, quartz, or BeO, as the application demands) carries all circuit components - lumped inductors, capacitors, resistors, etc. - in integrated form. Due to the use of lumped elements wherever possible, the substrate will be very small in size; it thus becomes suited for low-cost batch processing.

Active devices are flip-chip(solder bumped)-mounted to this substrate to form the complete operating module. GaAs FETs have the advantage, not found in
Si bipolars, of all contact points being accessible on the top surface. These contacts when equipped with plated bumps have the triple function of providing the mechanical support, the electrical connections, and the heat sink. Flip-chip bump mounting eliminates the commonly used wire bonds and thus reduces parasitics and the manual-labor content. The circuit substrates can have either wrap-around grounds or be equipped with via holes or special metal septa to provide the necessary isolation between stages and the low-inductance ground returns for the devices.

RCA is developing a new miniature hybrid technology called Miniature Beryllia Circuit (MBC) that combines the advantages of very small size, lightweight, and the batch fabrication process of the monolithic approach with the flexibility of the hybrid approach (that permits the use of separately attached active devices) [147]. The MBC configuration uses a combination of distributed and lumped circuit elements defined on BeO to provide circuit substrates that combine high Q with excellent heat-dissipation properties. The BeO substrates - which are rough even when polished - are selectively glazed to provide smooth surfaces for the definition of high-quality factor lumped-element components including inductors, thin-film capacitors, and bridged interconnections. The active devices, GaAs power FETs in pellet form, are flip-chip mounted on un-glazed sections of the BeO surface. A low-parasitic ground connection for the FET source contacts is provided by a metal septum that is fabricated as an integral part of the BeO substrate.

The major advantages of this technology are small-size, lightweight properties of the circuits combined with excellent heat dissipation and low loss. Wire bonds are completely eliminated. The use of batch fabrication processes for the circuits preserves many of the advantages of monolithic circuits, while maintaining flexibility and avoiding the need for employing expensive GaAs substrates for the passive circuits; this is all the more significant as passive circuits often are one to two orders of magnitude larger than the active devices. Since circuits and devices are fabricated on separate substrates, they can be better optimized for their intended functions. This is especially desirable for power applications, in which properties such as ease of mounting, good heat dissipation, and low circuit losses are of importance.

Figure III-37 shows the schematic of a 2-stage amplifier fabricated by means of this approach; figure III-38 is the photograph of a batch-fabricated chip; and figure III-39 shows some detail of the amplifier.
Examples of modern HMICs are given by Belohoubek in his review paper [145].

2. Monolithic Microwave Integrated Circuits

The concept of MMICs goes back to 1964 and a government-funded program based on Si technology to develop an airborne transmit-receive module for a phased-array system. The results were not very impressive because of the inability of semi-insulating Si to maintain its resistivity through the many high-temperature diffusion processes involved. The development of the GaAs FET and the many improvements in GaAs materials and device technology have revitalized the subject. An excellent review of MMICs with many examples and detailed design considerations has been presented by Pucel [144].

The features of GaAs FETs and GaAs planar technology that make it attractive for MMICs have been mentioned throughout Section III.D. These features are summarized below.

(1) The superior frequency response, noise figure, linearity, and versatility of the planar GaAs FETs.
(2) The excellent dielectric properties of SI GaAs as a host for microwave transmission lines.

(3) Improvement in GaAs material technology, in particular, the availability of 2- to 3-in.-diam LEC-grown SI GaAs substrates suitable for direct ion implantation.

(4) Fabrication technology being developed for digital GaAs ICs is applicable to MMICs.

We will not discuss the design considerations and examples any further, since this material is available in the literature. Figure III-40 is an example of an MMIC phase shifter fabricated at RCA [148].
Figure III-39. Details of amplifier fabricated on beryllia substrate, shown in figure III-38.

E. EXPLORATORY DEVELOPMENT

This section describes the exploratory development efforts on III-V compound devices that have potential for impacting microwave and multigigabit-rate logic technology in the 1990 time frame. This exploratory development effort may be broadly classified under the following three categories:

(1) The search for materials with semiconducting properties superior to those of GaAs. The semiconductor properties of interest are high electron mobility, high peak electron velocity, and capability of growth on a suitable insulating substrate. Ga$_{0.47}$In$_{0.53}$As lattice-matched to semi-insulating InP currently appears to be the most promising candidate.

(2) The exploitation of heterojunction structures, principally GaAs/GaAlAs structures. Examples are the development of heterojunction bipolar transistors (HBT) in which the wider-bandgap material serves as the emitter, and the use of single-period modulation-doped superlattices for FET fabrication (HEMT or
TEGFET). The potential of heterojunction bipolar structures has been elegantly treated by Kroemer [149].

(3) The exploitation of quasi-ballistic effects in submicrometer device structures. This includes, among others, conventional FETs with submicrometer gates, vertical FET geometries (permeable base transistor or PBT), and planar-doped barrier devices. These categories are briefly discussed below.

1. \( \text{Ga}_{0.47}\text{In}_{0.53}\text{As} \) Devices

Theoretical calculations indicate that the \( \text{Ga}_{x}\text{In}_{1-x}\text{As}_{y}\text{P}_{1-y} \) alloy system, especially for compositions lattice-matched to InP \((y = 2.2 x)\), may have potential for higher low-field mobility and peak drift velocity than has GaAs [134]. Experimental investigations show, however, that the electron mobility in this quaternary alloy system exceeds that in GaAs only near the ternary \((\text{Ga}_{0.47}\text{In}_{0.53}\text{As})\) limit [150].
The potential advantages of the Ga_{0.47}In_{0.53}As/InP (referred to for simplicity as GaInAs/InP) alloy for high microwave frequency FETs are as follows:

1. High low-field electron mobility. At a doping level of $10^{17}$ cm$^{-3}$, the electron mobility in GaInAs can approach 8000 cm$^2$ V$^{-1}$ s$^{-1}$, compared to about 4500 cm$^2$ V$^{-1}$ s$^{-1}$ for typical GaAs layers [35,36]. This high mobility results in lower parasitic resistances and hence improved performance particularly for FETs operating at frequencies of 20 GHz and above.

2. The peak electron drift velocity in GaInAs is $2.8 \times 10^7$ cm s$^{-1}$ compared to $2 \times 10^7$ cm s$^{-1}$ in GaAs [35]. Thus, for gate length limits set by technological constraints, GaInAs FETs have potential for superior frequency response.

3. Calculations of the frequency response of submicrometer-gate-length FETs, including transient transport effects, show that to a first order, the transit time of electrons under the gate is inversely proportional to $\mu_0 \Delta \varepsilon_{\Gamma\ell}$, where $\mu_0$ is the low field mobility and $\Delta \varepsilon_{\Gamma\ell}$ is the intervalley energy separation [151]. For GaInAs, $\mu_0 \Delta \varepsilon_{\Gamma\ell}$ is 4760 cm$^2$ s$^{-1}$ compared to 1520 cm$^2$ s$^{-1}$ for GaAs, again indicating the potential of GaInAs for higher-frequency operation [151]. This figure of merit can be understood as follows: The low field mobility is the measure of velocity imparted to the carriers by the applied electric field. $\Delta \varepsilon_{\Gamma\ell}$ is the measure of threshold energy at which carriers are scattered to the lower mobility sub-band and velocity begins to saturate. $\Delta \varepsilon_{\Gamma\ell}$ is about 0.55 eV for GaInAs compared to 0.32 for GaAs [152]. This combination of high mobility, low electron effective mass, and large $\Gamma\ell$ separation is unknown in any other semiconductor whose bandgap is large enough to allow use at room temperature [152]. Figure III-41 shows the computed cut-off frequency of GaInAs transistors compared to that of comparable GaAs and Si devices [151]. These calculations include transient (velocity overshoot) effects.

4. As in the case of GaAs FETs, a semi-insulating substrate (Fe-doped InP) is available. Such a substrate is essential for realizing transistors for high microwave frequencies. Furthermore, since the bandgap of InP (1.34 eV) is greater than that of the ternary layer (0.72-0.75 eV), the heterojunction interface may assist in confining the electrons to the active layer. This is analogous to the use of GaAlAs buffer layers for GaAs FETs.

The potential disadvantage of GaInAs compared to GaAs for FET applications is that its bandgap is of the order of 0.72-0.75 eV. Typical metal-GaInAs Schottky-barrier heights are about 0.3 eV [153]. In order to circumvent
problems due to this low Schottky-barrier height, various approaches including p+n junction gates [154], heterojunction gates [155], and MIS gates [36], are being investigated at many laboratories.

Figure III-42 shows the room temperature electron mobility, \( \mu(300) \), of a number of samples (grown at RCA) plotted as a function of the free-electron density [150]. The line shows the typical electron mobility in GaAs for a compensation factor, \( (N_D + N_A)/(N_D - N_A) \), equal to 2. It is clear that this ternary layer has higher electron mobility than has GaAs of equivalent doping.

Very encouraging results have been obtained at RCA on GaInAs MISFETs fabricated by the use of CVD SiO\(_2\) as the gate oxide [36]. Field-effect mobilities as high as 5200 cm\(^2\) V\(^{-1}\) s\(^{-1}\) have been obtained on deep-depletion GaInAs MISFETs [36]. These devices have shown excellent depletion and enhancement characteristics, and MISFETs of 1.5-\(\mu\)m gate length have given 4-dB gain at 6 GHz with a power output of 100 mW and 30% power-added efficiency.

Initial investigations of the SiO\(_2\)/ternary interface have shown interface state densities of about 2.5x10\(^{12}\) to 2x10\(^{10}\) cm\(^{-2}\) eV\(^{-1}\) with time constants of

---

**Figure III-41.** Computed performance of FETs, including velocity overshoot.
Figure III-42. Electron mobility of $\text{Ga}_{0.47}\text{In}_{0.53}\text{As}$ at 300 K as a function of carrier concentration [150].

1-100 $\mu s$. Effective mobilities of $5200 \, \text{cm}^2 \, \text{V}^{-1} \, \text{s}^{-1}$ have been measured, considerably greater than those reported for InP [156] and GaInAsP [157] quaternary MISFETs.

There are several potential advantages of this technology compared to that of GaAs MESFETs. Since the gate is a capacitor rather than a Schottky diode, the gate potential can swing equally positive as negative, as there is no forward conduction to limit the gate voltage. This enables devices to be operated at zero gate bias, simplifying the bias circuitry and leading to improved linearity. Also, if the improvement in mobility inherent in the material is realized, then devices with lower noise figures are possible [158].

From these results, it is evident that the Fermi level in this ternary layer is not pinned at midgap as in GaAs. Thus, inversion-mode enhancement devices are possible with this technology, making MIS-type logic a definite possibility. This would provide much simpler, lower-power gigabit-rate logic circuits than the circuits available to GaAs MESFET logic. In fact, several investigators [159,160] have already demonstrated that p-GaInAs can be inverted. RCA research has shown that inversion-mode mobilities as high as $600 \, \text{cm}^2 \, \text{V}^{-1} \, \text{s}^{-1}$ can be realized [161]. The potential exists for obtaining inversion-mode
mobilities as high as \(4000 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}\). The experience with Si MOS devices has shown that inversion-mode mobilities of 0.5-0.7 times the bulk mobilities are possible. Table III-23 indicates the potential of GaInAs vis à vis GaAs and Si for logic applications. Table III-24 summarizes the best results obtained to date with GaInAs microwave MISFETs [161]. Computer simulations also show that the minimum noise figure obtainable from GaInAs transistors may be 40-45% lower than that in equivalent GaAs devices [158].

Table III-23. COMPARISON OF Si, GaAs, AND GaInAs FOR LOGIC APPLICATIONS

<table>
<thead>
<tr>
<th>Property</th>
<th>Si</th>
<th>GaAs</th>
<th>GaInAs/InP</th>
</tr>
</thead>
<tbody>
<tr>
<td>Drift Mobility at (10^7 \text{ cm}^{-3}) (\text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1})</td>
<td>1000</td>
<td>4500</td>
<td>8000</td>
</tr>
<tr>
<td>Peak Velocity (cm s(^{-1}))</td>
<td>(1\times10^7)</td>
<td>(1.7\times10^7)</td>
<td>(2.8\times10^7)</td>
</tr>
<tr>
<td>Inversion-Mode MOS/MIS FETs</td>
<td>Yes</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>MOS/MIS Effective Mobility (\text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1})</td>
<td>800</td>
<td>--</td>
<td>Potential for (&gt;4000)</td>
</tr>
<tr>
<td>Delay (ps)</td>
<td>(\approx100) (MOS)</td>
<td>30 (d-MESFET)</td>
<td>Potential for (&lt;50) (MIS)</td>
</tr>
<tr>
<td>Speed/Power Product</td>
<td>200 fJ (MOS)</td>
<td>1 pJ (d-MESFET)</td>
<td>Potential for (&lt;10) fJ (MIS)</td>
</tr>
<tr>
<td>Noise Immunity</td>
<td>High</td>
<td>Low</td>
<td>High</td>
</tr>
<tr>
<td>Power Supply Tolerance</td>
<td>High</td>
<td>Low</td>
<td>High</td>
</tr>
<tr>
<td>Packing Density</td>
<td>High</td>
<td>Low</td>
<td>High</td>
</tr>
</tbody>
</table>

Another potential impact of GaInAs MISFET technology is on integrated optics. GaInAsP lasers and LEDs span the 1- to 1.7-\(\mu\)m wavelength range where low loss fibers are available. The development of MISFETs will allow monolithic integration of optical and electronic functions. This subject is, however, beyond the scope of this study.

As discussed in Section III.A (Materials Technology), GaInAs can be grown by VPE, LPE, MOCVD, and MBE. Ion implantation into this material has also been demonstrated. Fe-doped Si InP substrates (1- to 2-in. diam) of reasonable quality, grown by the LEC process, are also becoming available. This therefore promises to be an exciting area of development with many potential applications.
Figure III-43. A schematic representation of the band structure of a modulation-doped GaAs/AlGaAs heterojunction.

Figure III-44. A schematic cross section of modulation-doped heterostructures.

The impact of the development of HEMT (or TEGFET) technology is not quite clear. The potential areas of application are as follows:

(1) 300 K low-noise and power FETs for frequencies greater than 20 GHz. Even the moderate increase in 300 K mobility may provide the marginal increase in performance to make these devices viable.

(2) 77 K low-noise FETs for use in receivers. The improved noise figure due to higher mobility may make these FETs very competitive to cooled paramps.
Figure III-45. HEMT (or TEGFET) structure.

(3) Multigigabit-rate logic applications at 300 and 77 K. At 77 K, the HEMT may seriously challenge Josephson junction technology.

b. Heterojunction Bipolar Transistors (HBTs)

An excellent review of HBTs and their impact on microwave and multigigabit-rate logic technology has recently been presented by Kroemer [149]. As indicated earlier, the principle of wide-bandgap emitters is well known—only now the technology for exploiting this effect is at hand. The maximum current gain \( \beta_{\text{max}} \) of an HBT is given by the equation [149]

\[
\beta_{\text{max}} = \frac{N_D}{N_A} \frac{v_{\text{nb}}}{v_{\text{pe}}} \exp \left( \frac{\Delta E_g}{kT} \right)
\]

where \( N_D \) and \( N_A \) are the emitter and base doping in an n-p-n transistor, \( v_{\text{nb}} \) and \( v_{\text{pe}} \) are the mean carrier velocities in the base and emitter region (including drift and diffusion), and \( \Delta E_g \) represents the amount by which the emitter bandgap exceeds the base bandgap. In a homojunction bipolar transistor (BJT), \( \Delta E_g \) is zero; the exponential factor thus represents the effect of the wide-bandgap emitter. When \( \Delta E_g \) is larger than \( kT \), the exponential term can be significant. For example, \( kT = 0.026 \text{ eV} \) at room temperature, and a \( \Delta E_g \) of 0.2 eV thus represents an exponential factor of 3000. In a BJT the emitter doping
is about two orders of magnitude higher than the base doping to obtain good injection efficiency. In an HBT, this ratio can be inverted, allowing base doping of $10^{19}$ cm$^{-3}$ and yet maintaining a high $\beta$. This will result in a significant lowering of base resistance $R_b$. The current cut-off frequency ($f_T$) of a bipolar transistor is given by

$$f_T = \frac{1}{2\pi R_b C_c}$$  \hspace{1cm} (9)

where $C_c$ is the collective capacitance. Decreasing the base resistance increases the current cut-off frequency and improves frequency response. The various design tradeoffs in an HBT are discussed by Kroemer [149]. Kroemer also points out that to fully exploit the decreased base resistance, suitable device structures must be designed. It is not enough to just replace the emitter with a wider-bandgap material. He indicates that a heterojunction base-collector interface may offer some significant advantages [149].

The potential advantages of the HBT compared to field-effect transistors are as follows:

(1) The speed (frequency response) determining part of the current path is perpendicular to the semiconductor surface in a bipolar transistor. To the first order, speed is then determined by layer thickness (rather than lithography, as for an FET). Since vertical thicknesses can be made much smaller than horizontal lithography dimensions, HBTs have inherently higher speed potential.

(2) The smaller critical current paths may make it easier to exploit ballistic effects. Furthermore, the emitter junction barrier represents a "ballistic ramp" allowing high-velocity carrier injection.

(3) For multigigabit-rate logic applications, particularly for LSI and VLSI circuits, threshold voltage uniformity and reproducibility is very critical. For HBTs (and BJTs), the threshold voltage depends on base bandgap and, weakly (logarithmically), on base doping. On the other hand, in FETs the threshold voltage depends on the pinchoff voltage, which in turn is proportional to $N_d^2$ and is technologically much harder to control.

The potential advantages of the HBT must be traded off against the somewhat simpler FET technology.
3. Quasi-Ballistic Devices

With the improvement in semiconductor material, purity, and the development of fabrication technologies that permit micrometer and submicrometer critical dimensions, hot electron effects are becoming more and more important in semiconductor devices. These new developments are hampered by a lack of understanding of the physics of nonequilibrium electron transport on a scale intermediate to the true atomic (~10 Å) and the bulk solid-state (<1 μm) regimes. This is a subject of some controversy and debate, and the August 1981 issue of the IEEE's Transactions on Electron Devices was wholly devoted to this topic [167].

Most of the questions that arise about transport in submicrometer devices are due to the extremely fast time scales involved. For example, electrons traveling at 10⁷ cm s⁻¹ will traverse a 0.1-μm channel in 10⁻¹² s, a time scale of the order of the momentum, energy, and charge relaxation times. On such a time scale, electrons encountering a high-field region do not have adequate time to establish any type of equilibrium distribution and may "overshoot" the peak velocity computed on the basis of conventional theory. This point was first made by Ruch in 1972 [92], and later the occurrence of velocity overshoot in GaAs was established experimentally [168].

There have been several publications [169,170] suggesting the possibility of purely ballistic or inertial (collisionless) transport in devices with submicrometer features. This assertion has been the subject of some controversy [167] that exceeds the scope of this review. However, we will summarize some tentative conclusions that may impact the design and performance of high-speed devices, as follows:

1. The investigation of nonequilibrium effects shows that velocity overshoot over the "peak" average drift velocity calculated by conventional theory does occur [168]. The speed of semiconductor devices can thus be increased by exploiting this phenomenon. In GaAs, overshoot effects probably begin at channel lengths just shorter than a micrometer.

2. Purely ballistic operation (nearly collisionfree transport) occurs in GaAs only for voltages in the 0.04-V regime [171]. Other semiconductors such as GaInAs or InAs may have more attractive properties insofar as purely ballistic devices are concerned.

3. Suitably tailored electric fields may enhance velocity overshoot effects. A δ-function-like field at a source contact that rapidly accelerates
the carriers over a small distance and then injects them into a sustaining field of suitable magnitude is one strategy to obtain very high carrier velocity (planar doped barrier, PDB) [171].

(4) In devices with submicrometer critical dimensions, diffusion effects, particularly in proximity to contacts, will have a significant effect and must be factored into any analysis.

(5) Quantum-mechanical effects will have to be included. Semiclassical approaches based on the Boltzmann transport equation may not be adequate [167].

a. Effect on Classical Planar FETs

The simplest class of devices in which nonequilibrium transit phenomena (e.g., velocity overshoot) become important are FETs with micrometer or submicrometer channel lengths. This was first pointed out by Ruch [92], whose one-dimensional analysis showed that overshoot effects become important for channel lengths of <1 μm and 0.1 μm for GaAs and Si devices, respectively. A recent comparison of FET performance by Cappy et al. [151] shows that in GaInAs and InAs overshoot effects may be more pronounced than in GaAs. Figure III-46, taken from reference 152, illustrates this point. Table III-25 shows the computations of Curtice for GaAs MESFETs as the gate length is decreased [173]. These calculations include both two-dimensional and velocity-overshoot effects obtained with a phenomenological model [174]. GaAs MESFETs with 0.7-μm gate length, fabricated at RCA, show $f_T$ in the 36- to 40-GHz regime, values in reasonable agreement with Curtice's calculations.

b. Permeable-Base Transistor (or Vertical GaAs FETs)

The previous section described the effect of velocity overshoot on conventional planar FETs. The gate length in these structures is determined by lithographic constraints; <0.5-μm gate lengths will require deep-UV lithography, x-ray lithography, or direct-write electron-beam lithography. Researchers at MIT have proposed a structure called the permeable-base transistor (PBT) [175], wherein the critical gate length is determined by the metal thickness, which, in principle, can be controlled to 0.05 μm or even lower. Practical limits such as metallization resistance rather than technological constraints will set the lower limit. Although this structure is fairly complex, its proponents predict that devices with $f_T$ exceeding 100 GHz are possible [175]. Notwithstanding the technological complexity, this structure is perhaps the most promising to fully exploit velocity overshoot.
Figure III-46. Gain-bandwidth product vs gate length [151]. © 1980 IEEE.

Table III-25. EFFECT OF GATE LENGTH ON GaAs MESFET CUT-OFF FREQUENCY [173] (Velocity Overshoot Included)

\[
\begin{align*}
N &= 1.0 \times 10^{17} \text{ cm}^{-3} & V_{DS} &= 3.0 \\
D &= 0.16 \mu m & V_{GS} &= -1.25 \text{ V} \\
W &= 200 \mu m & \text{(total)}
\end{align*}
\]

<table>
<thead>
<tr>
<th>Gate Length (\mu m)</th>
<th>(f_T) (GHz)</th>
<th>(F_{\text{max}}) (GHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.5</td>
<td>16.6</td>
<td>83.5</td>
</tr>
<tr>
<td>1.0</td>
<td>23.8</td>
<td>106</td>
</tr>
<tr>
<td>0.76</td>
<td>31.2</td>
<td>108</td>
</tr>
<tr>
<td>0.5</td>
<td>42.1</td>
<td>132</td>
</tr>
<tr>
<td>0.36</td>
<td>50.9</td>
<td>158</td>
</tr>
<tr>
<td>0.36*</td>
<td>65.2</td>
<td>207</td>
</tr>
</tbody>
</table>

\*d = 0.14 \mu m.
A three-dimensional drawing of the PBT showing a cutaway region is given in figure III-47. The unique feature is the thin tungsten grating, which consists of a parallel array of tungsten stripes connected together and embedded in a single-crystal semiconductor. The tungsten grating separates the emitter layer from the collector layer and forms the base of the transistor. Because the tungsten is completely surrounded by the semiconductor and forms a Schottky barrier with it, the voltage on the metal can be used to control the current flowing between the stripes from the emitter layer into the collector layer. Proton bombardment can be used to transform the gallium arsenide into semi-insulating material, and for the device in figure III-47, the proton-damaged regions minimize parasitic capacitance and isolate neighboring devices.

Figure III-47. Three-dimensional drawing of a GaAs PBT. A grating made from a 300-Å-thick film of tungsten is embedded in the single crystal. The electrons flow from the emitter layer to the collector layer through the openings in the grating [175]. © 1980 IEEE.

In initial devices reported, the grating consisted of 1600-Å (0.16 μm) stripes and spaces patterned in a 300-Å (0.03 μm)-thick tungsten layer. The carrier concentration in both the emitter and collector layers is approximately
3\times10^{16}\text{ cm}^{-3}$, with thicknesses of 0.3 and 2.0 $\mu$m, respectively. Although the PBT has so far been made only in gallium arsenide, one should also be able to fabricate the device in silicon. The results of the simulations for this device indicate that the switching time delay in an inverter gate with a fan-out of one could be as low as 2 ps. Although an inverter gate has not yet been built, small signal time delays of 4.3 ps have been calculated from microwave network analyzer measurements of present devices.

It should be noted that while submicrometer gate length can be controlled easily by metal thickness, submicrometer lithography is still required. Epitaxial overgrowth over metal is a complex technology that requires considerable development. Finally, for logic applications, good threshold-voltage uniformity in PBTs will be difficult to obtain since threshold voltage is highly geometry sensitive. At present, we believe that the PBT may be more suited for microwave rather than logic applications. The PBT is discussed in reference 175 for microwave and in reference 176 for logic applications.

c. Planar-Doped Barrier Transistors

Attempts to use an inhomogeneous field-distribution to rapidly accelerate electrons over very short distances and inject them through a thin base region are based on the planar-doped barrier transistor concept [172]. By this strategy one can, in principle, prevent significant cooling of the injected "hot" carriers.

The planar-doped barrier (PDB) structure uses a plane of p-type dopant positioned within an undoped region that is bounded by two $n^+$ contacts, as shown in figure III-48. The p doping is much higher than the n doping of the background-doped regions. The p region will, within certain constraints, be fully depleted and, at zero bias, narrow space-charge regions will be induced in the two $n^+$ regions to satisfy the condition for charge neutrality. The proportions of this space charge in regions A and B will depend on the position of the p plane within the undoped region. Thus, the charge profile will be that indicated in figure III-48(c), and a solution of Poisson's equation will yield the field and energy band diagrams shown in figures III-48(d) and (e). Under positive bias (layer A positive), and when the plane is assumed to be much closer to A than to B, barrier $\phi_{B1}$ will increase slightly and barrier $\phi_{B2}$ will be reduced by an amount nearly equal to the bias voltage, giving rise to forward conduction by electrons being emitted from layer B over the barrier to the surface contact. With negative bias, $\phi_{B1}$ is reduced only slightly and $\phi_{B2}$ increases almost by the
strengths of high mobilities and semi-insulating substrates. It is a remarkable reversal of priorities indeed."

F. REFERENCES


$3 \times 10^{16}$ cm$^{-3}$, with thicknesses of 0.3 and 2.0 µm, respectively. Although the PBT has so far been made only in gallium arsenide, one should also be able to fabricate the device in silicon. The results of the simulations for this device indicate that the switching time delay in an inverter gate with a fan-out of one could be as low as 2 ps. Although an inverter gate has not yet been built, small signal time delays of 4.3 ps have been calculated from microwave network analyzer measurements of present devices.

It should be noted that while submicrometer gate length can be controlled easily by metal thickness, submicrometer lithography is still required. Epitaxial overgrowth over metal is a complex technology that requires considerable development. Finally, for logic applications, good threshold-voltage uniformity in PBTs will be difficult to obtain since threshold voltage is highly geometry sensitive. At present, we believe that the PBT may be more suited for microwave rather than logic applications. The PBT is discussed in reference 175 for microwave and in reference 176 for logic applications.

c. Planar-Doped Barrier Transistors

Attempts to use an inhomogeneous field-distribution to rapidly accelerate electrons over very short distances and inject them through a thin base region are based on the planar-doped barrier transistor concept [172]. By this strategy one can, in principle, prevent significant cooling of the injected "hot" carriers.

The planar-doped barrier (PDB) structure uses a plane of p-type dopant positioned within an undoped region that is bounded by two n$^+$ contacts, as shown in figure III-48. The p doping is much higher than the n doping of the background-doped regions. The p region will, within certain constraints, be fully depleted and, at zero bias, narrow space-charge regions will be induced in the two n$^+$ regions to satisfy the condition for charge neutrality. The proportions of this space charge in regions A and B will depend on the position of the p plane within the undoped region. Thus, the charge profile will be that indicated in figure III-48(c), and a solution of Poisson's equation will yield the field and energy band diagrams shown in figures III-48(d) and (e). Under positive bias (layer A positive), and when the plane is assumed to be much closer to A than to B, barrier $\phi_{B1}$ will increase slightly and barrier $\phi_{B2}$ will be reduced by an amount nearly equal to the bias voltage, giving rise to forward conduction by electrons being emitted from layer B over the barrier to the surface contact. With negative bias, $\phi_{B1}$ is reduced only slightly and $\phi_{B2}$ increases almost by the
amount of the applied voltage. Reverse current flow will therefore occur at a much higher voltage, this time by the emission of electrons from layer A over the barrier into the substrate. The I-V characteristic can therefore be made symmetrical, forward with positive or with negative bias, by varying the position of the p plane within the undoped region.

The proposed transistor consists of two PDBs joined together by a common base region. This device uses a forward-biased emitter barrier to accelerate electrons to 0.3 eV over a distance of a few hundred angstroms, and injects these electrons into a thin base region with a thickness of up to a few thousand angstroms. Most of these hot electrons are not significantly cooled during their transit through the base, and thus surmount the reverse-biased collector barrier. Since the injected electrons are accelerated over very short time and distance scales, it is predicted that they will have very high velocities, approaching the crystal limited group velocity of $\sim 1 \times 10^8$ cm s$^{-1}$ in GaAs. As a result of the high electron velocities and majority-carrier conduction, the PDB transistor promises to be a very high speed device.

Prototype transistor structures have been fabricated in GaAs layers grown by MBE [172]. Preliminary I-V measurements have demonstrated dc current gains
of about 20. The design criteria and tradeoffs, and the fabrication technology required for the development of these transistors, are not yet well established.

d. Discussion

The exploitation of ballistic (or quasi-ballistic) effects in semiconductor devices is an exciting new field that is still controversial. While it is clear that velocity-overshoot effects in conventional devices such as submicrometer-gate FETs will lead to some improvement in speed, the potential of novel devices is hard to evaluate with any degree of confidence. The analysis and modeling of these devices is fairly complex and requires further study.

The state of the art of III-V-compound technology and the current direction of research has been elegantly summarized by Kroemer [149]. The following two paragraphs are taken from his paper:

"We have witnessed, since about 1964, a steady growth in III/V compound semiconductor devices, principally GaAs devices. The driving force behind this development has been the high performance of such devices, not attainable with mainstream Si devices. If we ignore once again lasers and other optoelectronic devices, and restrict ourselves to purely electronic amplifying and switching devices, high performance has been largely synonymous with high speed, made possible by the high electron mobility of GaAs, and by the availability of semi-insulating GaAs as a substrate. However, not even the most ardent advocate of GaAs ever claimed that GaAs was used because it had an attractive technology. We used GaAs despite its technology, not because of it, and the threat was never far away that Si devices, with their much simpler and more highly-developed technology, would catch up with GaAs performance, the fundamental advantages of GaAs notwithstanding.

"It is exactly this imbalance between fundamental promise and technological weakness that is being removed by the new epitaxial technologies.* If the technological scenario postulated in Section III of this paper is even remotely correct, it means nothing less but that the great future strength of III/V compounds lies precisely in their new technology, which permits an unprecedented complexity and diversity in epitaxial structures, going far beyond anything available in Si technology! This new technological strength is thus emerging as more important than the older fundamental

---

*MBE and MOCVD.
strengths of high mobilities and semi-insulating substrates. It is a remarkable reversal of priorities indeed."

F. REFERENCES


103. Curtice, W. R.: Investigation of Voltage Breakdown in GaAs MESFETs with and without Gate Recess and Including Surface Depletion Effects.
Eighth Biennial Conf. on Active Microwave Semiconductor Devices and

104. Fukuta, M., et al.: Power GaAs MESFETs with High Drain-Source Breakdown
Voltage. IEEE Trans. Microwave Theory Tech., vol. MTT-24, 1976,
pp. 312-317.

pp. 1025-1028.

TR-78-172, Nov. 1978.


108. Wemple, S. H., and Huang, H. C.: Thermal Design of Power GaAs FETs; in
DiLorenzo, J. V., Editor: GaAs FET, Principles and Technology. Artech

109. Sechi, F. N.: High-Efficiency Microwave FET Power Amplifiers. Micro-

Power Transistors. IEEE Trans. Microwave Theory Tech., vol. MTT-22,
1974, pp. 1146-1152.

111. Sechi, F. N.: Design Procedure for High-Efficiency Linear Microwave
Power Amplifiers. IEEE Trans. Microwave Theory Tech., vol. MTT-28,
no. 11, 1980, pp. 1157-1163.

Field-Effect Transistors. 13th Annual Proc. Reliability Physics,


115. Lundgen, R. E., et al. Reliability Study of Microwave GaAs Field-
Effect Transistors. 16th Annual Proc. Reliability Physics, 1978,

119. Huang, C. L., et al.: Reliability Aspects of 0.5 μm and 1.0 μm Gate Low-Noise GaAs FETs. 17th Annual Proc. Reliability Physics, 1979, pp. 143-149.


156. Lile, D., et al., Int. Conf. on GaAs and Related Compounds, Vienna, Austria, Sept. 1980.


IV. TASK 3: COMPETING TECHNOLOGIES

A. RF POWER GENERATION

Among the various components for a space communications system, the one responsible for the generation of the required rf transmit power in space is probably the most important and is expected to see substantial improvements in the state of the art in the next two decades.

Traveling-wave tubes (TWTs) in conjunction with fixed reflector antennas have been used nearly exclusively in all satellites up to the present. However, for the future there is a definite trend for solid-state devices to take over. Aside from the possible use of high-power Si bipolar transistors for L-band applications or Si IMPATT amplifiers at millimeter-wave frequencies, the solid-state device likely to replace most other choices is the GaAs FET. Near term we have the launch of SATCOM satellites starting at the end of 1982 that will carry a full complement of GaAs solid-state power amplifiers operating at C-band; long term we expect to see large numbers of moderate-power FET amplifiers integrated individually with antenna elements to form large phased-array structures with the promise of pushing both ERP and frequency far beyond our present limits.

1. Traveling-Wave Tubes vs Solid-State Amplifiers

TWTs have been dominating satellite communications systems from the early beginnings of Project Relay to today's sophisticated high-channel capacity satellites. Whereas low-noise TWTs have long disappeared, power tubes have shown impressive improvements over the years, from a 10-W power level at 4.2 GHz with 35-dB gain and 21% efficiency for the Relay satellite in 1962 to tubes that deliver 30 W at 12 GHz with 55 dB and 42% efficiency today. Modern helix tubes [1] with sophisticated support structures are expected to be able to handle up to 500 W cw at 30 GHz if sufficient funds are channeled into tube development over the next two decades. Even higher power levels could, in principle, be achieved with coupled-cavity-type slow-wave structures.

While the basic performance capability of TWTs has greatly improved over the years and further substantial growth can be expected, the long-term reliability of tubes is not changing much. MTBF values of nine years with 90% confidence levels were quoted as early as 1962 for Relay satellite tubes [2], although these values appear in hindsight somewhat optimistic. Today's C-band
TWTs for the SATCOM series have typical MTBF values of six years at the 90% confidence level. Actually, more realistic calculations based on wear-out models rather than the more optimistic constant-failure-rate models predict even shorter useful life spans [3]. Although quite a bit of progress has been made over the years in cathode reliability, tube processing, and improved materials, the actual life expectancy of TWTs does not appear to get better since newer tubes operate at higher power densities and require much better controlled electron beams to permit the attainment of the quoted high efficiencies with multistage collectors. The TWT reliability problem is compounded by the poor long-life performance of the necessary high-voltage power supplies. Practically all users of power tubes in satellites cite difficulties with high-voltage supplies and poor reliability as the most serious problems facing the transmitter area.

In view of these concerns and the maturity of the TWT field, which makes major breakthroughs in reliability unlikely, it would be highly desirable to replace TWTs more and more with solid-state power amplifiers - especially if this can be done in a way that adds graceful degradation to the system by use of a large number of lower-power amplifiers.

The first step in this direction has been taken by RCA in equipping the next communications satellite, SATCOM IV, with all-solid-state power amplifiers (SSPAs), instead of TWTs.* The SSPA [4] uses 10 GaAs FETs as active devices and produces a power output of 8.5 W with 30% overall efficiency and 55-dB gain in the 3.7- to 4.2-GHz range. The choice of a solid-state power amplifier over the TWT was based on careful tradeoff studies that included not only the key parameters of size, weight, reliability, and efficiency, but also other factors such as supply-voltage requirements, linearity and, last but not least, ultimate cost. The striking advantage the SSPA has over the TWT in reliability is shown in figure IV-1, which compares the probability of 24-channel availability as a function of mission years for the two approaches. Since GaAs devices are still in a state of rapid change compared to TWTs - the first MESFETs with usable gain in the microwave frequency range appeared in 1970 - it can be safely concluded that, with the progress expected from GaAs FETs in the next decade, future satellites will increasingly use solid-state power amplifiers as fast

* Bell's Telstar is expected also to use GaAs FET power amplifiers in the transmitter.
as power devices become available at higher frequencies. Efforts are already underway to develop space-qualified GaAs FET power amplifiers for the 8-GHz communications band.

![Figure IV-1. Power amplifier reliability comparison (satellite transponder 3.7-4.2 GHz).](image)

2. Active Antenna Array

Whereas an excellent case can be made for the direct replacement of moderate-power TWTs by equivalent SSPAs based on the present state of the art of GaAs FET devices, the emphasis is expected to shift even more toward solid state in the future, when lower-cost solid-state technology will permit the use of large numbers of amplifiers directly integrated with the elements of a phased-array structure. Instead of combining many devices in one amplifier envelope to replace a given high-power TWT, it may be more cost effective to perform the power combining in space. Especially as antennas for future satellites will become more complex with a multitude of switchable spot beams, adjustable beam shapes, and low-sidelobe requirements, the phased-array concept offers significant advantages. Since rf distribution networks for large phased arrays become quite lossy, a strong case can be made for integrating the power amplifiers directly with each antenna element or groups of antenna elements. This approach is being studied at present, both under military and private company sponsorship.
RCA has a multiyear program underway to explore the possibility of using high-efficiency FET amplifiers in a phased array for future Direct Broadcast Satellite (DBS) applications. Figure IV-2 shows a conceptual drawing of such an antenna. Groups of four antenna elements are fed directly by very small, lumped-element GaAs FET amplifiers mounted on the back of the support structure of the antenna. RF and dc distribution networks are placed in one or two additional layers below the amplifiers. This arrangement provides great flexibility for amplitude and phase tapering of the antenna aperture and permits a wide latitude in beam shaping. The gain of the amplifiers and the layout of the rf feed network can be arranged so that a high degree of reliability can be achieved: a few, random failures of amplifiers have very little effect on the overall antenna performance.

By splitting the total required antenna power output into many low-power individual amplifiers, a series of additional advantages is gained. First, the efficiency of a lower-power device is higher than that of a larger, higher-power device. This difference is expected to diminish as GaAs technology matures but it remains a factor nevertheless. Second, when more lower-power amplifiers are being used, fewer antenna elements have to be combined per amplifier, and this leads to reduced rf distribution loss. Third, by operating
a high-power device at reduced power output, the operating temperature of the
device drops and the effective life span is increased. Recent experiments
performed at RCA showed, for example, that a 0.5-W Microwave Semiconductor
Corp. (MSC) device operating at the 150-mW level at 12 GHz produced a power-
added efficiency of 38%, compared with 28% at full power. The high-efficiency
operation results in a drop in operating temperature by 20°C and consequently
increases the expected lifetime by more than an order of magnitude.

Typical trends for the overall efficiency of multistage GaAs FET ampli-
fiers, for different power levels at 12 GHz, are given in figure IV-3. These
curves are intended to show the expected performance characteristics of com-
plete amplifiers suitable for space use and are thus rather conservative with
respect to already achieved state-of-the-art "best performance" values.

![Figure IV-3. Projection of overall amplifier efficiency using GaAs FETs
at 12 GHz.](image)

Based on these efficiency figures together with the previously mentioned
advantages of better flexibility in radiation pattern shaping and lower voltage-
supply requirements, the phased-array system in which large numbers of indi-
vidual amplifiers are integrated directly with antenna elements appears to be
superior to the conventional reflector antenna with a single TWT power source,
even when the most sophisticated depressed collector schemes are used. The
main feature detracting from this favorable picture is the higher cost associated with the larger number of amplifiers. Here, however, extrapolations of GaAs device costs based on similar trends in Si devices, together with the promise of an eventual development of a batch process solid-state circuit technology, indicate that the solid-state approach very well may also become more cost effective than the tube approach.

The use of individual low-power amplifiers for small groups of antenna elements may also permit a more advantageous dc supply arrangement for the amplifiers. As shown in figure IV-4, the power amplifiers could be connected directly to appropriate solar panels on the back of the antenna array. Each amplifier thus operates with full autonomy, providing better reliability and independence from a large central dc power distribution network.

Figure IV-4. Direct integration of amplifiers with solar panels.

Since a satellite in synchronous orbit receives the sunlight from different directions in the course of its path, a separate focusing arrangement for the sun rays is necessary. Figure IV-5 shows the concept of a possible rotating-mirror arrangement that achieves this effect. A stationary mirror or focusing structure is attached to the back of the antenna array under an angle of 45°. A second rotating mirror ensures that the sunlight is focused on the back of the array at all times. The light intensity available at the back of the array without any additional concentrating schemes is enough to provide the necessary dc power for 100-mW amplifiers, each of which feeds groups of four antenna elements spaced at 0.8 \( \lambda \) at 12 GHz. This would be sufficient to provide
a total radiated power of 200 W, as required for a direct-broadcast-satellite antenna having a diameter of approximately 2 m.

3. Comparison of Solid-State Sources

The advantages of solid-state amplifiers appear to be fairly clear-cut as long as GaAs devices with sufficient output power and low cost are available. If, as is to be expected, frequencies above 20/30 GHz will be required by the year 2000 to handle the increased channel and bandwidth requirements, alternate solutions may be called for. Aside from TWTs, IMPATT amplifiers and possibly InP Gunn effect amplifiers may be considered as alternate approaches.

The first IMPATT devices for microwave amplifiers appeared just a few years before the onset of the GaAs FET revolution, and early IMPATT amplifiers were considered a viable solid-state replacement for TWTs in communications systems. 1-W IMPATT amplifiers for digital communications systems at 11 GHz, which became available in the early 1970s, caused very little deterioration in the bit error rate when operated under 40-Mbit QPSK modulation conditions [5]. Bell Laboratories developed a 3-W IMPATT amplifier for their 11-GHz FM radio relay system. At present, IMPATT amplifiers for this system are still manufactured [6] on a replacement basis and will continue to be used for the foreseeable future.
The main advantage of IMPATT devices is their high power-output capability compared to that of GaAs FET devices. This becomes especially evident for frequencies above 20 GHz. By combining 12 diodes in one waveguide cavity, TRW recently demonstrated a 10-W IMPATT amplifier at 41 GHz with 30-dB gain and a bandwidth of 250 MHz for a spacecraft communications transmitter [7]. The major findings of this development are that aside from the successful paralleling of many diodes, the error bit rate even for injection-locked operation (which provides much higher gain than the regular amplifier mode) is not much affected, showing a signal-to-noise degradation of less than 1 dB. With the IMPATTs' inherent capability to operate at substantially higher frequencies (e.g., close to 1 W cw has been obtained experimentally from a single device by Hughes Aircraft Co. at 94 GHz), they do indeed represent a viable power source for millimeter-wave communications systems.

However, IMPATT amplifiers also have a number of inherent drawbacks that are unlikely to change. Their gain-bandwidth product is generally rather limited, and difficulties with parametric and subharmonic oscillations make them hard to adjust for long-time reliable performance. Bias-instability problems become especially pronounced with the more efficient Read profile devices. One of their major drawbacks, for which no reasonable solution is expected, is their inherent nonlinearity, which causes them to show great differences in gain-bandwidth as a function of drive level. Whereas this behavior is tolerable in present FM systems, such as Western Electric's 11-GHz radio relay system, future applications with their strong requirements for increased bandwidth and ultralinear operation to sustain modern modulation schemes are not compatible with IMPATT characteristics.

Another alternate solid-state amplifier source for mm-wave frequencies is the Gunn-effect amplifier. This device received considerable attention in the time period 1965-1973, before GaAs amplifiers with equal or better performance characteristics became available. In principle, these amplifiers can offer stable wide-bandwidth, linear, high-gain operation at frequencies well into the mm-wave range. For example, InP Gunn-effect amplifiers have shown power outputs of 100 mW at 50 GHz with 20% bandwidth and 6-dB gain per stage [8]. However, with all the effort that went into amplifiers of this type in previous years, they remain limited in three major areas: noise figure, power output, and efficiency. Although presently capable of operating at much higher frequencies than GaAs FETs, Gunn-effect devices are not expected to play a major
role in medium-power amplifiers for future satellite communications systems, mainly because of their low efficiency. At frequencies where both Gunn effect and GaAs FETs can be used, the FET has the clear advantage of better linearity and a higher efficiency by at least a factor of 5, which increases at lower frequencies to a factor of 10 to 1 or more. Thus, the choice for the transmitter power source at higher mm-wave frequencies is expected to be between TWTs and FETs, depending on how high a frequency the FET will be able to attain.

Not all of the future system developments will necessarily occur at mm-wave frequencies. There may also be a strong need for high-power, high-efficiency transmitters at L-band or below for various forms of mobile communications systems. Aside from high-power spaceborne transmitter requirements that fall into the previously discussed tradeoff between high-power TWTs and active solid-state phased-array structures, there will possibly be a strong demand for extremely lightweight, small-size, medium-power, very high efficiency transmitter amplifiers in personal communication units.

At frequencies below S-band, the choice between GaAs and Si is not as clear-cut as at higher frequencies, and probably will be determined only by the ultimate cost of the particular configuration.

For brute power generation at frequencies in the vicinity of 1 GHz, the Si bipolar is clearly the best choice at present and probably will remain so for a long time to come. Although newer high-power structures such as vertical FETs may challenge the bipolar, it will be very difficult to produce better and more-cost-effective devices than the Si bipolar, which has been in a mature state of development for a long period of time. These devices are being fabricated today in large quantities for the mobile communications market and most likely will be able to fulfill all upcoming high power needs in the lower frequency range.

For certain specialized applications, however, such as very high efficiency, moderate-power transmitters for personal lightweight communications, GaAs is probably a better choice. For example, a power-added efficiency of 72% at the 1-W output power level has been demonstrated with GaAs FETs [9] at 2.45 GHz. At lower frequencies, even higher efficiencies (on the order of 80%) could be expected from amplifiers operating in a Class-E switching mode [10]. GaAs FETs offer the advantage of a higher cut-off frequency than that of bipolar transistors. This characteristic is essential for the proper current
and voltage waveform shaping to achieve high efficiency and also provide high gain, permitting the development of very compact lightweight amplifiers with a minimum number of stages. The exceptionally high efficiency of these amplifiers makes them highly suitable for portable personal transmitters, as required in a direct person-to-satellite communications system.

B. FILTER STRUCTURES

Today's high-performance filters that are used in spaceborne transponders nearly all share the same requirements for a high-quality factor ($Q_o$): light weight and small size. In conventional microwave filters there is a fundamental tradeoff to be observed between $Q_o$ and size. A high $Q_o$ can be realized without difficulty in waveguide structures but only at the expense of size and weight. Microwave integrated-circuit (MIC) filters are much smaller in size but are also much lossier than their waveguide counterparts. Dielectric-resonator and active lumped-element filters under development now hold considerable promise to overcome the present stalemate between size and quality factor.

1. Standard Passive Filters

A typical state-of-the-art filter for channelized multiplexer applications is shown in figure IV-6. The filter uses dual-mode $TE_{113}$ cavities with $Q_o$ values in excess of 11,000 to provide an eight-pole quasi-elliptical response. A circulator together with an additional reflector cavity section provides group-delay equalization. Excellent temperature stability is ensured by the use of Invar* for the cavity walls. More recently, graphite-fiber-reinforced plastics instead of Invar have been used to bring the weight down. However, the size of these types of filters is more or less fixed. Coaxial and MIC filters can be made much smaller and lighter, but their $Q$ values are one to two orders of magnitude lower, preventing a reasonably low loss performance with high skirt selectivity. There thus exists a great incentive for the development of new filter types that combine small size with high $Q_o$.

2. Dielectric Resonators

Resonators with moderately high $Q$s can be realized in small size if a high-dielectric-contant material is used to fill the cavity. Better yet,

*Nickel-ferrite controlled-expansion alloy (Precision Metals Services, Colmar, Pa.)
dielectric resonators, which confine the electromagnetic field within the dielectric without the use of conducting cavity walls, have shown excellent, very high Q performance and have found wide application in small-size, stabilized solid-state oscillators. Table IV-1 shows the properties of currently available, commercial high-ε materials. A very important feature of the new dielectric materials is their adjustability of the temperature coefficient. By proper choice of the material's composition, temperature coefficients with arbitrary positive or negative values can be obtained; these can be used to compensate for the temperature coefficients of the housing and coupling structure to provide very high overall frequency stability against temperature variations.

The last column in table IV-1 indicates approximate volume requirements for a single resonator at 10 GHz if fabricated in different media. The size for the dielectric resonators includes the necessary metal shielding to confine stray fields. The $Q_0$ of the comparable waveguide resonator refers to a standard
TABLE IV-1. DIELECTRIC RESONATOR MATERIALS

<table>
<thead>
<tr>
<th>Type</th>
<th>Manufacturer</th>
<th>$\varepsilon_r$</th>
<th>$tg\delta$</th>
<th>$Q_0$</th>
<th>Temp. Coeff.</th>
<th>Size for 10-GHz resonator</th>
</tr>
</thead>
<tbody>
<tr>
<td>$Ba_2TiO_3$</td>
<td>Trans-Tech Inc.</td>
<td>37</td>
<td>$0.5 \times 10^{-3}$</td>
<td>2000</td>
<td>$-25$ PPM/$^\circ$C</td>
<td>0.8 cm$^3$</td>
</tr>
<tr>
<td>R-04C Series</td>
<td>JFD Components (Murata)</td>
<td>37</td>
<td>$1.6 \times 10^{-4}$</td>
<td>6300</td>
<td>Adjustable to 0 PPM/$^\circ$C</td>
<td>0.8 cm$^3$</td>
</tr>
<tr>
<td>R-09C Series</td>
<td>JFD Components (Murata)</td>
<td>90</td>
<td>$10^{-3}$</td>
<td>1000</td>
<td>Adjustable to 0 PPM/$^\circ$C</td>
<td>0.44 cm$^3$</td>
</tr>
<tr>
<td>Comparable Waveguide</td>
<td>Rectangular Resonator</td>
<td>1</td>
<td>-</td>
<td>7000</td>
<td>Adjustable to 0 PPM/$^\circ$C</td>
<td>6 cm$^3$</td>
</tr>
</tbody>
</table>

$TE_{011}$ cavity. Higher-order-mode cavities can provide higher $Q$ values, but also require a still larger volume. In general, one may conclude that the volume of dielectric resonators is approximately one-tenth that of comparable waveguide resonators.

Based on the rapidly spreading use of dielectric resonators [11,12], further improvements in the material properties can be expected that are likely to make dielectric resonators the preferred building blocks for the complex channelized filters required for the input and output multiplexers of spaceborne transponders.

3. Active Microwave Filters

Looking at future, more sophisticated satellite transponders, the need for still smaller sizes and in certain cases rapid tunability or adjustability of the filter structures becomes apparent. A new active tunable microwave filter under development for the Navy [13] may very well become an important component for future spaceborne filters. The present effort is aimed at bandpass filter structures that can be rapidly tuned over a frequency of several gigahertz at X-band while offering low loss and good skirt selectivity.
Fast tuning on the order of tens of nanoseconds can readily be achieved with varactors. At microwave frequencies the $Q_o$ of even the best varactors remains well below 100. To overcome the losses in the varactor and the lumped elements forming a tunable filter section, a negative resistance is added in the form of a GaAs FET in a suitable feedback configuration as shown in figure IV-7. The resulting resonator element is very small, measuring approximately 10x5x5 mm$^3$ at X-band; its resonance frequency can be adjusted by the varactor voltage, while its $Q_o$ can be set by selecting an appropriate gate voltage for the FET. An experimental version of a two-stage X-band filter is shown in figure IV-8. The unit has a 3-dB bandwidth of approximately 35 MHz and can be tuned over a 2-GHz frequency range.

Figure IV-7. Active tunable resonator element.

The major advantages of this filter type are very small size and weight, suitability for monolithic integration, adjustable high $Q_o$, rapid tunability, and the possibility of being programmed by computer-controlled D/A's. The addition of an active element however, also introduces some drawbacks; these are limited dynamic range, moderately high noise figure, and the requirement of dc power for the active device.

For applications where tunability is not required, the active-filter concept can provide resonators of extremely small size compared to conventional...
technologies. For example, figure IV-9 shows a single-resonator passband filter at 800 MHz that has a 3-dB bandwidth of 400 kHz, and measures only 3x8x5 mm$^3$. Since this type of filter lends itself very well to monolithic integration, it opens the way for the eventual fabrication of complex channelized filters having very high performance-to-volume ratios.

C. MICROWAVE CIRCUIT FABRICATION

Some consideration shall be given here to the question of what type of circuit technology is most likely to be used in future space communications systems. At present, two major choices exist: One is the standard hybrid
technology used for many years in various forms; the other, so far only in the development stage, is the monolithic technology (which has received substantial government and commercial support in the last few years). There is, in addition, a third technology; this combines several of the desirable features of the other two technologies and may be well suited for certain space applications where high efficiency and minimum size and weight are key requirements. Before attempting to predict which one of the technologies is best suited for a particular application, and in what time frame, the basic features of the three approaches will be highlighted first.

1. Conventional Hybrid Circuits

In this technology, which has been the mainstay of microwave circuit fabrication in the past, circuits are formed on various substrates by either thick- or thin-film processes; the active devices, which generally are packaged separately, are inserted at appropriate locations and interconnected with the circuits by soldering or wire bonding. The key features of this technology are high versatility, ease of trimming (essential for achieving the best possible performance from state-of-the-art devices), and fast-turnaround time for the fabrication of a moderate number of units. The major drawbacks are the relatively
large size of the components and the high labor content in assembly and trimming.

The hybrid circuit technology of today is rather mature and can be implemented at different levels of sophistication and complexity, from simple amplifier circuits on Duroid* with packaged devices to complete transmit/receive modules with carrier-mounted devices and circuits fabricated on alumina or sapphire. A typical example of this technology is the multistage GaAs FET amplifier [4] shown in figure IV-10 which is earmarked to become the replacement of the currently used 4-GHz TWT amplifier in space applications. The hybrid fabrication technology used for this amplifier offers very high reliability and, with the help of individual circuit trimming, is capable of extracting the best state-of-the-art performance from present devices. Although this approach is not very economical in area usage, it requires less volume and weight than does a comparable TWT.

Figure IV-10. Solid-state power amplifier for satellite transponder.

*Glass-fiber coated PTFE (Rogers Corp., Chandler, Ariz.)
2. Monolithic Circuits

During the last few years there has been a widespread effort, involving a multitude of companies, to expand monolithic technology from the lower frequencies where it dominates both digital and, to a lesser extent, linear applications to the microwave frequency range. A monolithic circuit is defined as one that includes both active devices and associated circuitry on the same substrate. By eliminating the need for separately interconnecting each device with the circuit and by batch-fabricating many circuits and devices at the same time, a considerable labor savings can, in principle, be achieved. This is, however, counteracted by the larger required area of expensive GaAs real estate, more complex process steps, a lower yield, and the high degree of difficulty or even inability to trim and fine-tune such circuits. The success of the monolithic approach in the long run will be determined mostly by economic considerations. This means that only in applications where truly very large numbers of circuits are required and where some derating of the device characteristics is acceptable will monolithic circuits offer definite advantages. Thus it is highly desirable to have circuits that can be universally used and that have a small ratio of circuit to device area to take full advantage of the cost savings of the batch-fabrication process.

The above considerations lead to the conclusion that monolithic circuits will be best suited for frequencies above 20 GHz, where the circuit portion of the chip becomes reasonably small. Here, direct interfacing between circuit and device on the same chip also helps greatly to reduce interconnection parasitics, which otherwise become very difficult to control at higher frequencies. For frequencies in the vicinity of 10 GHz and lower, standard distributed circuits become rather large even on GaAs substrate material with its high dielectric constant of $\varepsilon_r = 13$. Here, lumped-element matching networks using discrete inductors and capacitors are preferred, as they occupy a much smaller area than distributed circuits. These elements require, however, more complex processing steps and also are, in general, more lossy than distributed circuits.

At the other end of the microwave spectrum, around 1 GHz, even lumped-element circuits become too large for economic use in monolithic circuits. To overcome this difficulty, some amplifiers are being developed in which certain circuit components are replaced by active devices. A good example of this approach is the replacement of passive power splitters, which are generally
very space consuming, by active-device power dividers, as implemented in the monolithic balanced mixer design of Plessey [14]. Another approach is based on using active loads and active matching elements, as demonstrated by the wide-band instrumentation amplifier [15] of Hewlett-Packard. This amplifier covers the frequency range from 5 MHz to 3 GHz with 50-dB gain, while measuring only 0.25 mm x 0.25 mm in area. It is thus an excellent example of what monolithic circuits can do best: provide low-power, wide-bandwidth performance in a very small chip size.

The main drawbacks of the two latter approaches are higher dc dissipation due to the use of additional active devices and, generally, a poorer noise figure. They are also not suited for high-power applications. Thus, aside from economic considerations, monolithic amplifiers have to be matched carefully to the technical requirements to be successful.

3. Miniature Hybrid Circuits

In this technology, very small lumped-element circuits are batch processed, similar to those used in the monolithic approach, the only difference being that the active devices are later attached to the completed and pretested circuit substrates. Whereas the circuit size is thus comparable with that of monolithic circuits, active devices are processed separately on substrates tailored to device performance rather than circuit requirements. Since in most cases the substrate requirements for circuits and devices are quite different with different processing procedures, this separation of device and circuit permits a better optimization for either type. Devices are mounted separately and are being screened before mounting, thus increasing the overall yield. The separation of circuit and device substrates also leads to better heat dissipation and lower rf losses.

Typical early examples of this technology are the miniature low-noise and low-power amplifiers manufactured by Avantek. Individual amplifier stages are made of batch-processed circuit boards with device chips subsequently mounted and bonded to the circuits. A 9-stage amplifier having 44 dB of gain over the frequency range from 12 to 18 GHz covers an area of only 0.350 in. x 2.300 in., including the housing. More recently, Watkins-Johnson came out with the so-called "Super FET" [16], which combines two FETs with an interstage matching network on a single piece of GaAs. The resulting device requires standard input and output matching networks, much as does a regular FET; it has, however,
the advantages of much better gain and excellent isolation and stability, and is only somewhat larger than two separate FETs. The "Super FET" combines advantages of monolithic technology very effectively with hybrid fabrication.

Another approach being pursued by RCA, especially for high-power solid-state amplifiers, consists of processing all circuit components of a multistage amplifier on a common BeO substrate with integrated septa for low-inductance ground returns at the points where the active devices are separately attached. Figure IV-11 shows the basic concept of this technology [17]. Its main advantage is excellent heat conduction through the BeO substrate, while providing a high-Q support substrate for the lumped-element matching circuits. In addition, the thermal expansion coefficient of BeO matches closely that of GaAs, thus permitting a high-quality bond between the two materials, with a minimum of mechanical stress.

Figure IV-11. Schematic diagram of two-stage miniature beryllia amplifier.

Devices are preferably bump-mounted by a method similar to the one that is widely used at lower frequencies where large-area LSI chips are mounted by
solder reflow of a multiplicity of contact bumps. This technology provides the mechanical mounting of the chip with good thermal dissipation properties simultaneously while making all the necessary electrical connections. It eliminates the need for separate wire bonds, which generally are a source of poorly reproducible parasitic elements and require costly, highly skilled assembly labor.

The very high efficiency results presented in figure IV-3 were obtained with a miniature BeO amplifier of the type described above. The active area of the 12-GHz single-stage amplifier measures only 5 mm x 3 mm. A photograph of the amplifier is shown in figure IV-12.

Figure IV-12. 12-GHz lumped-element high-efficiency amplifier.
Although many of the above-mentioned technologies and processes are still experimental today, they promise to greatly simplify the currently used common hybrid-circuits technology and to provide a means for moderate volume fabrication without going all the way to a monolithic technology.

4. Discussion and Outlook

No single fabrication technology can be best suited to all applications. One trend, however, appears to be reasonably clear: standard hybrid circuits, in the form in which they are widely used today, will become less and less attractive for use in future satellite communications systems. They will be replaced nearly everywhere by either monolithic or miniature hybrid circuits.

For spaceborne applications, the major decisive factors in selecting a particular technology are performance and size/weight. Cost is here secondary to performance parameters, such as efficiency, noise, distortion, and reliability. For ground applications, the emphasis is reversed. Cost becomes more critical since it is borne directly by the individual end user, as for example, ground terminal receivers for the DBS system.

In general, monolithic circuits can be expected to be best at handling very high volume, low- or medium-power applications in which size and weight are the most important factors. Monolithic circuits will be more cost effective at higher microwave and millimeter-wave frequencies where the rf circuit becomes an ever smaller part of the total chip. Area reductions by two or three orders of magnitude compared to present conventional hybrids can be achieved. Examples of promising large-volume applications are the rf portion of Earth terminal receivers, transmit/receive modules for spaceborne phased arrays, especially above 20 GHz, and certain portions of personal lightweight communication modules. Monolithic circuits are generally less suited for high-power or lower-frequency applications and in situations where the very best state-of-the-art, narrowband (less than 20%) performance has to be extracted from active devices.

The latter requirements are better handled by miniature hybrids. These circuits have size advantages similar to those of the monolithic counterparts. However, since the circuit portion is fabricated separately from the devices on relatively low cost ceramic substrates, it can be cost effectively produced.
even at lower frequencies, at which the circuit size becomes rather large compared with the device size. For high-power applications, BeO can be used as substrate material that offers excellent heat dissipation properties. Devices will increasingly be flip-chip mounted, a technique that combines low assembly cost with excellent heat conduction and low rf loss. Devices equipped with suitable bumps for flip-chip mounting are being fabricated by Mitsubishi, MSC, and RCA, and are expected to become more widely available as time passes. Miniature hybrid circuits in general permit some form of pretesting and trimming, provide lower rf losses, and are capable of better performance than comparable monolithic circuits. They are expected to find widespread use in spaceborne applications where the combination of very small size/weight and high performance is of the greatest importance. They are also expected to play a significant role at low frequencies in high-efficiency transmitter amplifiers, like the ones needed for the ultralightweight wrist-band personal radiophone.

Standard hybrid circuits, on the other hand, may still remain in favor for certain specialized high-performance ground-terminal uses where size/weight considerations are unimportant and a small production volume does not justify the development costs of other approaches.

D. REFERENCES


V. TASK 4: FUNDAMENTAL LIMITS

The solid-state devices discussed in this section fit functionally into two categories -- linear and logic devices. Linear devices include both low-noise and high-power devices for transponder applications; logic devices are mostly for baseband signal processing.

For future applications, the transponder carrier frequency is likely to be higher than it is now - 20 GHz and above - because of the crowded lower-frequency spectrum. On the other hand, the trend of baseband signal processing may be expected to head toward complex, multifunctional processing to facilitate on-board switching functions.

The solid-state devices that will satisfy these trends are likely to be in the monolithic format, perhaps with medium-scale integration (MSI) for power application and large-scale integration (LSI) for signal processing. Microwave monolithic integrated circuits (MMICs) have the potential advantages of small size, light weight, low cost, and high reliability. MMICs will have the additional advantage of higher performance at higher frequencies than the same devices in the discrete format. At higher frequencies, the device impedance is, in general, very low, on the order of a few ohms. The ability of the MMIC to provide impedance matching very close to the active device leads not only to a wide operating bandwidth but also to a potential loss reduction in the impedance-matching circuit.

Having recognized the future trends of the solid-state devices, we concentrated our study on the fundamental limits in high-frequency MMIC devices and in high-density logic devices. The fundamental physical limits such as electrical, thermal, and physical-dimension limitations are presented. Research areas in new device concepts as well as technology development that will affect the limits are also identified.

A. ELECTRICAL LIMITATION OF DEVICE OUTPUT POWER AT HIGH FREQUENCIES

One of the major differences between a solid-state device and a vacuum tube is that the carrier velocity of a solid-state device reaches some saturated velocity under high electric field (high potential) conditions while the electron velocity in vacuum tubes continues to increase with applied potential.
To maintain the same carrier transit time at high frequencies, the dimensions of a solid-state device should be roughly proportional to the wavelength or inversely proportional to the operating frequency. This dimensional requirement applies to the transit-time devices such as the Gunn and IMPATT diodes, and also to the high-frequency, cutoff devices such as the bipolar and field-effect transistors.

Physical dimension is not the only limitation to the device's high-frequency performance. Even if we could make the physical dimensions as small as we should like, the small physical dimension \( L \) cannot support a high dc bias voltage \( V \) because the breakdown electric field \( \varepsilon V_B / L \) of a semiconductor material is approximately constant, of the order of \( 10^5 \) V/cm. Thus, \( V \propto L \propto 1/f \). The maximum applied voltage not causing high field breakdown is inversely proportional to the operating frequency.

On the other hand, the maximum current of a semiconductor device is proportional to \( Q/\tau \), where \( Q \) is the total available mobile charge and \( \tau \) is the transit time. Since the total available charge is equal to \( qnAL \) (where \( n \) is the carrier concentration), which is proportional to \( qnA(1/f) \), the maximum semiconductor device current is also inversely proportional to the device cut-off frequency. The above considerations lead to the well-known conclusion that the device maximum output power is inversely proportional to the square of the device cut-off frequency.

This observation was first derived by E. O. Johnson of RCA Laboratories [1]. Although his derivation was intended only for the bipolar transistor, we will, in this section, derive a general equation that applies to all semiconductor devices.

1. Voltage-Frequency Relationship

The cut-off frequency, \( f_T \), of a semiconductor device is defined as

\[
f_T = (2\pi\tau)^{-1}
\]  

(1)

where \( \tau \) is the transit time of a carrier passing through the rf-modulation region. In the case of transit-time devices such as Gunn and IMPATT diodes, \( \tau \) is the time of flight between the two ohmic contacts. In the case of a transistor, \( \tau \) is the time of flight through the gate or the base region.
The transit time $t$ can be calculated from the following equation:

$$t = \frac{L}{U_a}$$

(2)

where $L$ is the distance of the rf-modulation region through which the carrier is traveling, and $U_a$ is the average velocity of the carrier in $L$. It is obvious that for high-frequency operation the average carrier velocity should be as high as possible to keep $t$ small.

The average carrier velocity is determined by the semiconductor velocity-electric field (V-E) characteristics and the spatial electric field distribution, which is governed by the location of the electrodes and the applied dc bias voltages. Figure V-1 shows the V-E characteristics of several types of semiconductors. High average velocity can be achieved in a semiconductor that has a high saturated drift velocity and high carrier mobility. When the mobility is high, the carrier can be accelerated to the saturated velocity within a relatively short distance and in a relatively short time, leading to an effectively high average velocity.

Figure V-1. Velocity-field characteristics of various semiconductors.
The transit time $\tau$ can also be reduced by decreasing the rf-modulation distance $L$. The lowest limit on $L$ that will sustain a maximum voltage $V_m$ is determined by the semiconductor breakdown field,

$$E_B = \frac{V_m}{L} \quad (3)$$

Figure V-2 shows the breakdown field vs carrier density for GaAs and silicon. Combining equations (1), (2), and (3), we have:

$$V_m f_T = \frac{E_B u_a}{2\pi} \quad (4)$$

![Diagram showing breakdown field vs carrier density for GaAs and Si.](image)

Figure V-2. Breakdown field vs carrier density for GaAs and Si.

Therefore, for a given cut-off frequency $f_T$, the maximum voltage $V_m$ that can be applied to a device is proportional to the product of the breakdown field $E_B$ and the average velocity $u_a$. Both $E_B$ and $u_a$ are related to the fundamental material parameters. For example, $V_m f_T \approx 2 \times 10^{11}$ V/s for silicon because $E_B \approx 2 \times 10^5$ V/cm and $u_a \approx 6 \times 10^6$ cm/s; for GaAs in which $E_B \approx 3 \times 10^5$ V/cm and $u_a = 1 \times 10^7$ cm/s, $V_m f_T \approx 5 \times 10^{11}$ V/s. Hence, the GaAs devices perform nearly twice as well as do comparable Si devices.
Equation (4) can also be interpreted as defining the upper limit on cut-off frequency. Since the minimum value of \( V_m \) must be the one that will supply a high electric field for the carrier to reach saturation velocity, say \( V \), the cutoff frequency is proportional to \( E_{Bu_a} \), which is a semiconductor material property.

2. Current-Frequency Relationship

The maximum current of a semiconductor device is given by

\[
I_m = \frac{Q}{t}
\]  
(5)

where \( Q \) is the total mobile charge in the device and \( t \) is the transit time over the rf-modulation region. The maximum total mobile charge \( Q \) can be expressed as the product of the device output capacitance and the maximum voltage,

\[
Q = CV_m
\]  
(6)

Substitution of equation (6) into (5) yields

\[
I_m = \frac{CV_m}{t}
\]  
(7)

Combining equations (2), (3) and (7), we have

\[
\frac{I_m}{C} = \frac{E_{Bu_L}}{L\nu_a} = E_{Bu_a}
\]  
(8)

Therefore, the current-to-capacitance ratio is related only to the material property \( E_{Bu_a} \) and is independent of device parameters such as doping density and area.

If we convert the capacitance \( C \) to the capacitive reactance \( X_C \) at the cut-off frequency \( f_T \),

\[
C = \frac{1}{2\pi f_T X_C}
\]  
(9)

Equation (8) becomes

\[
\left( \frac{I_m X_C}{C} \right) f_T = \frac{E_{Bu_s}}{2\pi}
\]  
(10)

where \( \nu_s \) is the saturation velocity.
Thus, when the cut-off frequency $f_T$ increases, the current-impedance product $I_mX_C$ needs to be proportionally decreased because the right-hand side of equation (10) is a material property that is roughly fixed for a given semiconductor material.

3. Power-Frequency Relationship

The maximum rf output power a given semiconductor device can generate can be determined by combining equations (4) and (10):

$$\left( V_m I_m \right) X_C f_T^2 = \left( \frac{E_B U_s}{2\pi} \right)^2$$

or

$$X_C (P_m f_T^2) = \left( \frac{E_B U_s}{2\pi} \right)^2$$

This is the widely accepted equation stating that the power-frequency square-impedance product for a given semiconductor device is constant. In order to match the device impedance $X_C$ to the conventional 50-Ω load for a reasonable operating frequency bandwidth and matching circuit loss, the value of $X_C$ must assume some minimum value of say, 1 Ω. The above discussions lead to E. O. Johnson's $P_f^2$ law, which is widely accepted. It is customary to have a $P_f^2 = \text{constant}$ line included in a state-of-the-art output power figure. As an example, figure V-3 shows the best GaAs FET output power as a function of frequency as of February 1982. The best $P_f^2$ is 1000 W-GHz achieved by Mitsubishi. For the sake of completeness, we also include the state-of-the-art performance of the GaAs low-noise FET (fig. V-4), and of Gunn and IMPATT diodes (fig. V-5).

B. THERMAL LIMITATION

High-temperature operation not only degrades the device performance but also reduces the device life time. In the majority-carrier devices such as FETs, Gunn diodes, and IMPATTs, the carrier mobility and the saturation velocity decrease at high temperature. Therefore, the device performance, as described by equation (11), is degraded at high temperature.
Figure V-3. State-of-the-art performance of GaAs power FET as of February 1982.

The rate of electromigration (EM) and diffusion also depends strongly on the operating temperature as depicted by the equation

$$t = t_0 \exp \left( \frac{e\phi}{kT} \right)$$

or

$$\log_{10} \frac{t_1}{t_2} = 5.04 \times 10^3 \phi \left( \frac{1}{T_1} - \frac{1}{T_2} \right)$$

where $t$ is the device life time, $T$ is the absolute temperature in Kelvin, $k$ is the Boltzmann constant, and $\phi$ is the activation energy in electron volts. For the electromigration process, $\phi$ is of the order of 1 eV. In order to achieve long-lifetime operation, the maximum device operating temperature for space applications is about 120°C.
Figure V-4. State-of-the-art performance of GaAs low-noise FET as of February 1982.

For a given type of device, the maximum operating temperature depends strongly on the design and packaging technique of the device. We will show in this section that a properly designed microwave monolithic integrated circuit (MMIC) can have a maximum operating temperature below 120°C. Therefore, thermal consideration is, in general, not a limiting factor in the performance of a properly designed MMIC. We will use the thermal resistance of a GaAs FET as an example.

Figure V-6 shows the calculated thermal resistance of a GaAs FET as a function of the FET's gate-to-gate spacing, for various substrate thicknesses (C) and gate finger widths (W). The flip-chip mounting configuration is also included as dashed lines for completeness.

For a GaAs substrate thickness of 50 μm, the FET thermal resistance is less than 50°C-mm/W (fig. V-6). We can now estimate the actual channel temperature expected during rf operation of power GaAs FETs. A typical dc bias point yields 1-1.5 W/mm of dc input power (e.g., 100 mA/mm at 14 V). Depending on the rf power compression point, the net rf output power (i.e., output minus...
input) usually falls in the 0.3- to 0.7-W/mm range so that the resulting dissipated power is about 1 W/mm or below. This means that, to a first approximation, the normalized thermal impedances shown in figure V-6 are close to the actual maximum temperature rise in the channel. The GaAs FET is therefore a remarkably cool device with channel temperatures less than 50°C above ambient, and an excellent active device for MMICs.

Detailed calculations and methods of measurement of GaAs FET thermal resistance can be found in reference 2.

C. PHYSICAL DIMENSIONS

In Section V.A (Electrical Limitation of Device Output Power at High Frequencies), we pointed out that the cut-off frequency of a semiconductor
device is inversely proportional to the length of the rf-modulation region as given by the following equation [based on eqs. (1) and (2)]:

\[ f_T = \frac{u_a}{2\pi L} \]  

where \( u_a \) is the average carrier velocity and \( L \) is the length of the rf-modulation region.

Since one of the important devices considered for high-frequency MMIC implementation is the GaAs FET, we will calculate the projected cut-off frequency of
the GaAs FET to show that the physical dimension is not a limiting factor to the FET high-frequency performance.

In the GaAs FET, rf modulation occurs under the gate. Therefore, the length of the rf-modulation region is roughly the length of the gate, $l_g$. For our purposes, it is reasonable to assume that a gate length as short as 0.1 $\mu$m can be realized in a small-scale production environment. The average carrier velocity under a submicrometer gate length is of the order of $1.5 \times 10^7$ cm/s. Therefore, according to equation (14), the cut-off frequency of an FET with a 0.1-$\mu$m gate length is about 240 GHz, a frequency much higher than required for satellite communications in the foreseeable future. We conclude that the physical dimension will not be a limiting factor to the FET's high-frequency performance.

A submicrometer gate of the order of 0.1 $\mu$m can be fabricated by e-beam lithography, x-ray lithography, ion-beam lithography, and angle evaporation. When the gate length is 0.5 $\mu$m or smaller, the electrons do not have time to reach the heavy-mass, low-velocity state. The dynamic saturation velocity in this case is in excess of $2 \times 10^7$ cm/s, leading to an average velocity of about $1.5 \times 10^7$ cm/s.

To realize the potential performance of the high-frequency FET with very small gate length, the gate resistance and the rf phase equalization among the multiple gates have to be optimized. The technology of achieving low gate resistance and small phase unbalance for high-frequency MMICs requires further development.

D. DIGITAL MMICs

We have thus far considered mainly the limitations on analog (linear) MMICs. In this section, we will discuss the limitations on digital MMICs. Compared to the silicon digital IC, the GaAs MMIC has the advantages of high speed and/or low power dissipation.

In Section V.C, we have shown that the cut-off frequency of an FET with 0.1-$\mu$m gate length is about 240 GHz. This is equivalent to an ultimate intrinsic switching speed of about $7 \times 10^{-13}$ s, or 0.7 ps. This intrinsic speed is again much higher than needed for satellite communications in the foreseeable future. We conclude that the limitation to digital MMIC performance is not the intrinsic switching speed. For future satellite communications, the limitation
to digital MMICs is most likely the development of a logic technology that simultaneously meets the requirements of (a) maximum speed, (b) minimum dissipation, and (c) ease of implementation. Thus, it is necessary to consider carefully the complex tradeoffs between the various logic approaches and determine the optimum compromise.

There are two major logic approaches - depletion mode (d-mode), or normally-ON, and enhancement mode (e-mode), or normally-OFF, FET logic. The basic logic gates of these two types are shown in figure V-7. Propagation delay, power dissipation, and versatility of these logic types are compared in table V-1. In this comparison, we used the same currents for both types of devices, as the device currents determine the propagation delay and the rise and fall times. In determining the best performance possible from each device, the effects due to parasitics (e.g., series resistances, stray capacitances, etc.) were not included. In the actual realization such effects cannot be separated and hence the performance will be below these expectations.

![Figure V-7. d- and e-mode MESFETs and logic gates.](image)

Table V-1 makes it clear that the e-mode logic has the performance advantage of higher speed and lower power dissipation but that it also has less noise margin and requires better material and processing uniformity than the d-mode FET logic.

To further illustrate the tradeoffs between e-mode and d-mode logic, we will consider the ring oscillator circuit. Ring oscillator circuits can be used to determine the propagation delay and power dissipation per logic gate. Ring oscillator results do not provide any insight into noise margins, tolerances, and signal levels. Often, the loading (i.e., fan-in and fan-out) varies from 1 to 3. Therefore, ring oscillator results cannot be used to predict system performance. However, ring oscillator results can be used to test device models and compare various technologies. A summary of the performance
Table V-1. COMPARISON OF e-MODE AND d-MODE LOGIC

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Enhancement Mode</th>
<th>Depletion Mode</th>
<th>Figure of Merit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Delay</td>
<td>$\tau_d = \sqrt{3} \tau_r$</td>
<td>$\tau_d = 3 \tau_r$</td>
<td>$\tau_{dd}/\tau_{de} = \sqrt{3}$</td>
</tr>
<tr>
<td>Pinchoff Voltage ($V_p$)</td>
<td>$V_B$</td>
<td>$4 V_B$</td>
<td></td>
</tr>
<tr>
<td>Variation in $V_p$</td>
<td>$\Delta V_p = 0.1 V$</td>
<td>$\Delta V_p &gt; 0.5 V$</td>
<td></td>
</tr>
<tr>
<td>Power Dissipation</td>
<td>$P = \frac{\alpha}{2} V_p^2$</td>
<td>$2\varepsilon n V_B u_s W$</td>
<td>$P_{dd}/P_{de} = 12$</td>
</tr>
<tr>
<td>Active-Layer Thickness</td>
<td>900-1000 Å</td>
<td>1800-2000 Å</td>
<td></td>
</tr>
<tr>
<td>Load Requirement</td>
<td>Ungated FET or resistive load; $I_L/I_s$ not well defined</td>
<td>FET with $V_{GS} = 0$ for load; $I_L/I_s$ well defined</td>
<td></td>
</tr>
<tr>
<td>Logic Voltage Range</td>
<td>$V_H = 1.0 V$; noise margin for $V_L \approx 100-200 mV$</td>
<td>$V_L = -2.0 V$, $V_H = 0.5 V$; $V_{L,H}$ noise margin $&gt;0.5 V$</td>
<td></td>
</tr>
<tr>
<td>Fan-in/Fan-out Limits</td>
<td>Fan-in limited by leakage currents, fan-out limited by load current</td>
<td>Fan-in and fan-out not limited by devices; limited only by layout or by response time desired</td>
<td></td>
</tr>
</tbody>
</table>

Symbols:

$\tau_d$ = propagation delay; $\tau_r$ = transit time

$V_p$ = channel pinchoff voltage

$V_L$ = logic low; $V_H$ = logic high

$u_s$ = saturation velocity; $W$ = channel width

of ring oscillators reported by various industry leaders in GaAs IC technology is given in tables V-2 and V-3. It is evident from these two tables that the enhancement-mode logic gates are as fast, if not faster, than depletion-mode logic gates. Also, the power dissipation per gate is lower by at least a factor of 2 for e-mode logic.
Table V-2. PERFORMANCE OF 1.0-μm GATE-LENGTH d-MODE MESFETs IN RING OSCILLATORS

<table>
<thead>
<tr>
<th>Name of the Organization</th>
<th>Propagation Delay (ps)</th>
<th>Power Dissipation per Gate (mW)</th>
<th>Fan-out</th>
<th>Type of Technology</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hewlett-Packard</td>
<td>60</td>
<td>10</td>
<td>1</td>
<td>BFL*</td>
</tr>
<tr>
<td>Rockwell-International</td>
<td>75-110</td>
<td>1.0-2.2</td>
<td>1</td>
<td>SDFL**</td>
</tr>
<tr>
<td>Thomson-CSF</td>
<td>130</td>
<td>40</td>
<td>2</td>
<td>BFL</td>
</tr>
<tr>
<td>RCA Laboratories</td>
<td>125</td>
<td>13.5</td>
<td>2</td>
<td>BFL</td>
</tr>
<tr>
<td>Hughes Aircraft</td>
<td>83</td>
<td>5.6</td>
<td>1</td>
<td>BFL</td>
</tr>
</tbody>
</table>

*Buffered FET logic.  
**Schottky-diode FET logic.

Table V-3. PERFORMANCE OF 1.0-μm GATE-LENGTH e-MODE MESFETs IN RING OSCILLATORS

<table>
<thead>
<tr>
<th>Name of the Organization</th>
<th>Propagation Delay (ps)</th>
<th>Power Dissipation per Gate (mW)</th>
<th>Fan-out</th>
</tr>
</thead>
<tbody>
<tr>
<td>Nippon Telegraph &amp; Telephone Public Corp.</td>
<td>45</td>
<td>0.82</td>
<td>1</td>
</tr>
<tr>
<td>Fujitsu</td>
<td>39.5</td>
<td>4.05</td>
<td>1</td>
</tr>
<tr>
<td>Bell Laboratories</td>
<td>50</td>
<td>5.7</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>30</td>
<td>--</td>
<td>1</td>
</tr>
</tbody>
</table>

Further technology development in material and process uniformity is therefore essential to realizing the full potential of enhancement-mode logic.

E. RECOMMENDATIONS

The physical limitations discussed above indicate that there are several technology areas that will affect the limits. These areas include material, lithography, processing technology, and new device structure, as described below.

- **Material.** The ideal material characteristics are high carrier mobility, high saturation velocity, high breakdown field, and high thermal conductivity. While it is difficult to achieve all of the above properties simultaneously,
there are a number of materials that exhibit promising characteristics. For example, modulation-doped GaAlAs-GaAs and GaInAs have demonstrated mobilities higher than that of GaAs, while silicon carbide has high thermal conductivity and high breakdown fields together with reasonable carrier mobility and saturation velocity. Further material research such as MBE technology will improve the fundamental device performance limit by improving the material figure of merit, $E_{BUs}$.

- **Lithography.** To achieve high yield and high performance in the high-frequency MMICs, the technology for achieving submicrometer gate length with good dimensional uniformity and low gate resistance needs to be developed and refined. Ion beam, x-ray and e-beam lithography are the technologies that will lead to submicrometer pattern generation.

- **Processing Technology.** It is important to improve and refine the MMIC process technology to achieve high device yield. This technology includes, for example, air bridges, bathtub via holes, low-loss dielectric materials, smooth conductor edges, high-density metallization, and device packaging.

- **New Device Concepts.** As discussed earlier, the material figure of merit, $E_{BUs}$, is the ultimate limit to device performance. The actual device performance, however, is much below this limit. In general, different device operating principles and device designs will lead to different performance limits. It is therefore highly beneficial to continue searching for new device concepts and new device structures. Some examples are the solid-state traveling wave FET and the vertical FET. With continuous research and development of new devices, the performances of high-frequency MMICs will experience not only an evolutionary improvement over the present state of the art, but may also include revolutionary breakthroughs.

F. REFERENCES

VI. TASK 5: PROBLEMS IN IMPLEMENTATION

In this section we examine selected problems encountered, or likely to be encountered, when advanced techniques involving III-V compounds are used in components for space communications systems. First, the experiences in building the solid-state power amplifier (SSPA) for RCA's SATCOM - the first such unit designed for a satellite communications transponder - are reviewed. Next, problems in implementing monolithic (or miniature hybrid) circuits, linear amplifiers, and gigabit-rate digital circuits are discussed. Finally, device reliability considerations are reviewed - again based on experiences with present SSPAs.

A. EXPERIENCE WITH THE RCA SSPA

The first solid-state power amplifier (SSPA) designed for satellite transponder service was designed and space-qualified by RCA and is now in production at RCA's Astro-Electronics facility.

RCA has acquired considerable background and experience in the design, test, flight qualification, and production of GaAs FET amplifiers to replace traveling-wave tubes for satellite downlink communications systems. The unit provides a power output of 8.5 W, a gain of 60 dB, and a typical efficiency of 35% over the 3.7- to 4.2-GHz band. This amplifier, which consists of six sets of cascaded stages, as shown in figure VI-1, is built by the use of microwave integrated-circuit (MIC) technology, with each amplifier module designed to permit stand-alone testing and pretuning before being integrated to higher assembly levels.

The experience and background accumulated during the electrical and mechanical design phases, productization, and qualification programs for the 8.5-W SSPA have since been applied to similar programs for applications at X-, Ku-, and K-band frequencies.

Some of the problems and related solutions for implementing the MIC technology used in the aforementioned satellite amplifier are as follows:

(1) In soldering/bonding and related operations, caution must be exercised to ensure the minimization of gold-circuit leaching when components are soldered into place on gold-printed circuit substrates. This leaching, which is a function of time and temperature, erodes the gold and can lead to circuit
failure in areas of high current density. For optimum reliability, soldering should be avoided wherever possible. Parallel-gap welding or thermal-compression bonding should be used wherever possible.

Corrosive soldering or flux with strong activators should be avoided if possible. Corrosive residue is difficult to completely remove with conventional electronic wash and rinsing processes, and residues can lead to erosion and premature failure with life.

(2) When multiple passive and active components are soldered on the same substrate, it may be necessary to use soldering alloys of varying flow temperature to minimize reflow and the movement of critically placed components.

(3) A comprehensive quality assurance program must be implemented. All incoming components, active/passive, must be properly and sufficiently specified and tested to ensure compliance with rigid procurement specifications. This will enhance uniformity and reproducibility. All components must undergo qualification acceptance tests; processes and manufacturing methods must be well documented, standardized, and controlled.
(4) All components not space-qualified on related programs must undergo sufficient testing to ensure compliance with mechanical, thermal, electrical, and environmental tests.

(5) Substrates must be tested to ensure meeting the proper plating adherence to avoid circuit lift-off.

(6) Test fixtures for rf functional circuits, modules, and higher levels of integration must be designed without compromising interface impedances or line length so that erroneous data are not obtained. This is particularly important where parasitic tuning is used to provide for enhanced bandwidth or gain flatness. Tuning a circuit with chip capacitors to selectively correct for gain vs frequency fall-off, caused specifically by the test fixture, may result in an intolerable gain contour when the test fixture is removed.

(7) Ground plane discontinuities must be avoided, specifically in the area where adjacent amplifier modules are interconnected with rf output and input lines. The ground plane under the microstrip circuit line must be continuous to obtain the proper circuit impedance to avoid reflections and gain perturbations.

(8) Periodic ground via lines or septa should be used to minimize circuit inductance in the ground return so as to reduce the limits on the frequency bandwidth and on the high-frequency gain.

(9) Hermetically sealed active devices are preferred, so as to minimize mechanical packaging design. Active chip devices for higher frequency applications may require hermetically sealed packages for the amplifier to meet environmental humidity requirements.

(10) Bias feed lines must be adequately filtered to eliminate feedback, spurs, and instabilities. Quarter-wave line transformers used to shunt-feed the drain line in an FET power circuit must simultaneously sustain high current densities without undue voltage drop and present a high impedance to rf-conducted leakage. These are conflicting requirements.

(11) Adequate Filtercon insulators (made by Erie Technological Products, Inc., Erie, Pa.) should be used in bias feed lines to increase isolation between stages and eliminate bias oscillation and instabilities.

(12) Partitioning between stages or effective isolation by means of waveguide-below-cutoff techniques to inhibit random rf coupling and feedthrough is required. This will help eliminate fine-grain gain variations and rf stability problems.
(13) Differential thermal expansion between circuit substrate and support package must be minimized. This is especially important under repeated thermal cycling where stresses causing rupture can occur. In addition, ground plane discontinuities can result, causing rf reflections as well as gain and power perturbations.

B. MONOLITHIC AND MINIATURE HYBRID CIRCUITS

The relative advantages and disadvantages of monolithic vs miniature hybrid circuits were discussed in some detail in Section IV (Task 3). From a practical point of view, both of these types of circuits will have to be made adaptable to automated testing and trimming adjustments before they can be used in the quantities needed for implementing, for example, large phased-array antennas.

The driving parameters for the use of monolithic microwave circuits and/or miniature hybrids are uniformity and low cost. Even though present-day GaAs FETs are proving cost effective for "normal" satellite transponder service, their use would be prohibitively expensive in a large antenna system. At present, an attempt is normally made to extract maximum performance from every FET stage (because of its cost), which usually involves characterizing each individual transistor and optimizing its matching circuit (by computer-aided techniques).

In the future, as large quantities of low-cost circuits come into use, the philosophy will be the opposite: to use the active devices below their optimum capabilities, so that small variations in device and circuit characteristics will not result in nonuniform performance of the monolithic or miniature hybrid modules.

Thus, before large quantities of high-performance, low-cost monolithic/miniature hybrid modules can be manufactured, extensive effort will be required to

- desensitize circuits from overdependence on device characteristics;
- develop automatic methods for testing monolithic/miniature hybrid circuits;
- develop methods for the automatic trimming of circuits; and
- make circuit fabrication techniques compatible with the emerging robotics approaches.
C. Ga$_{0.47}$In$_{0.53}$As MISFETs for Linear Microwave Amplifiers

To overcome limitations in the high-frequency operation of GaAs FETs, ternary compounds are being investigated at RCA Laboratories and elsewhere. As explained below, metal-insulator-semiconductor field-effect transistors (MISFETs) made of ternary compounds appear to provide better linearity than GaAs metal-semiconductor field-effect transistors (MESFETs). This may have great potential for future space communications programs.

The investigations center around Ga$_{0.47}$In$_{0.53}$As lattice matched to semi-insulating InP as the semiconductor material for such applications. Theoretical and experimental studies have shown that this material has the potential advantages of higher low-field electron mobility and peak electron drift velocity over GaAs [1-3]. However, the bandgap of this material is quite low (0.72-0.75 eV), resulting in a Schottky-barrier height for typical metals of only 0.3 V [4]. This low Schottky-barrier height presents problems in fabricating Schottky-barrier-gate FETs. Various approaches to circumvent this problem, including the use of p-n junction gates [5] and heterojunction gates [6] are being investigated in many laboratories. At RCA, we have taken the approach of developing MISFETs [7].

In this approach, the Schottky-barrier gate is replaced by a metal-insulator gate, making the gate purely capacitive, and eliminating the problems of low Schottky-barrier heights.

There is a potential advantage to using an insulated gate. As there is no Schottky diode, the voltage swing on the gate is limited only by the breakdown of the insulator dielectric, unlike the case of the Schottky gate, where the voltage swing is limited by the forward voltage of the Schottky diode in the positive direction, and by the reverse breakdown of the Schottky diode in the negative direction.

Figure VI-2 shows the I-V characteristics of a depletion-mode (normally-on) Ga$_{0.47}$In$_{0.53}$As MISFET. The left-hand trace shows the characteristics for positive gate bias, and the left-hand trace for negative gate bias. It can be seen that with positive gate bias there is a considerable increase in the drain current. Thus, the device can be operated at zero bias, and as the gate voltage swings about zero, the drain current is increased or decreased. This makes simple bias circuits possible, and the potential for high efficiency and linearity exists.
Our results so far have been very encouraging. Table VI-1 lists results obtained on a ternary depletion-mode MISFET with a 1.5-μm channel length and 600-μm channel width, operated at a drain voltage of 4.5 V at various frequencies.

TABLE VI-1. Ga$_{0.47}$In$_{0.53}$As MISFET rf PERFORMANCE

<table>
<thead>
<tr>
<th>Frequency (GHz)</th>
<th>Gain (dB)</th>
<th>Power Output (mW)</th>
<th>Power-Added Efficiency (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>8.5</td>
<td>111.7</td>
<td>36.0</td>
</tr>
<tr>
<td>6</td>
<td>3.8</td>
<td>119</td>
<td>30.6</td>
</tr>
<tr>
<td>11</td>
<td>3.0</td>
<td>90</td>
<td>22</td>
</tr>
<tr>
<td>12</td>
<td>3.0</td>
<td>59</td>
<td>9.4</td>
</tr>
</tbody>
</table>

The relatively low power output per millimeter of channel width (0.15 W compared with ~0.5 W for GaAs MESFETs) is partly due to the low drain voltage, and, for this device, a lower-than-optimum zero-bias drain current. We believe that a significant increase is possible. Nonetheless, the efficiencies and gains obtained are very encouraging.
Recent measurements have shown that depletion-mode ternary MISFETs also exhibit good linearity. For a device similar to that shown in table VI-1, operated at a drain voltage of 4.1 V and zero gate bias, measured at 4 GHz with two tones separated by 10 MHz, we have obtained third-order intermodulation distortion (IMD) 25.5 dB down, with a power output of 109 mW, gain of 9.4 dB, and power-added efficiency of 32.7% at the 1-dB gain comparison point.

This combination of low third-order IMD and high power-added efficiency makes the MISFET a very attractive candidate for linear microwave power amplifiers.

No attempt was made to optimize either the device or the measurement conditions to obtain low IMD. It is not fully understood whether or not the MISFET is inherently more linear or more efficient than a MESFET. However, the results are sufficiently good to warrant further investigation of the potential of these devices for linear microwave power amplifiers.

D. HIGH-SPEED DIGITAL CIRCUITS

Technology developments for the fabrication of GaAs digital monolithic integrated circuits have been reported by several research laboratories from all over the world. GaAs ICs are consistently faster than their silicon counterparts. GaAs technology is still very young and optimum tradeoffs between normally-on (or depletion mode) and normally-off (or enhancement mode) logic circuits are being studied. Impressive performance is reported with depletion-mode [8] as well as enhancement-mode FET logic [9]. However, several problems remain to be solved at this time before GaAs digital ICs can be produced consistently with reasonable yields and still meet the stringent specifications. The problem areas to be addressed are (a) materials, (b) processing, and (c) packaging and measurements.

1. Material Requirements

GaAs digital ICs require thin active layers (900-1500 Å) on semi-insulating substrates. The drift mobility for electrons in such thin layers should be maintained as high as possible. For optimum device performance, several different types of doping profiles have to be generated selectively in relatively small geometries. Of course, interface (active-layer/substrate) trapping problems should be eliminated or minimized. Also, the doping density and
thickness of the active layer must be controlled to within 5% for MSI/LSI circuits. These problems pose a formidable task in obtaining starting material for GaAs IC work. We believe that such stringent material requirements can be met only by ion implantation or molecular-beam epitaxy.

a. Ion Implantation

Ion implantation is a very powerful technique for obtaining uniform, controlled, and selective doping of semiconductors. Ion implantation in Si for LSI/VLSI work is a widely used technique and is rapidly becoming a widely used tool in GaAs work. Direct implants into SI GaAs are essential for GaAs multi-gigabit-rate digital ICs. The quality of the implanted layers is measured by factors such as the electron mobilities, doping profile, activation efficiency, pinchoff voltage control, and reproducibility. All these parameters are strongly influenced by the substrate quality [10] and the annealing method. Undoped SI GaAs substrates proved to be better candidates for ion implantations. Substrate vendors and research laboratories are using the Melbourne liquid encapsulated Czochralski (LEC) equipment for producing SI GaAs substrates. Large-diameter (8 cm) substrates were grown by this method. Some research laboratories claim (e.g., Rockwell International) that these substrates are superior to those grown by other methods. However, commercially available LEC substrates are not of as high a quality as that reported by research laboratories. Therefore, it is still necessary to qualify SI GaAs substrates from each boule and each vendor. There are some guidelines for qualification tests, but each laboratory uses its own criteria for accepting the substrates for ion implantation. High-resistivity buffer layers grown on the substrates may reduce some of the stringent requirements for SI GaAs substrates. However, very few laboratories have the capability to grow such buffer layers reproducibly. Hewlett-Packard Company is one of the few companies that uses high-resistivity buffer layers grown by liquid-phase epitaxy (LPE) for ion implantations.

The method of annealing implantation damage and activating the implanted ions is critical to achieving high-quality, thin active layers on SI GaAs substrates. Impurity redistribution and diffusion are characteristic of the annealing method employed. Laser annealing [11], electron-beam annealing [12], and annealing with radiation from a quartz-halogen lamp may prove to be better
than thermal annealing. However, these techniques are not yet developed to the extent that they can be applied to actual device fabrication.

b. Molecular-Beam Epitaxy (MBE)

MBE is an epitaxial deposition process using molecular or atomic beams in an ultrahigh vacuum ($\sim 1 \times 10^{-10}$ Torr). The substrate temperature is kept at 500-600°C. The growth rate is very slow ($\sim 1 \mu$m per hour), making it possible to grow ultrathin layers ($\sim 50\AA$). Complex doping profiles and sophisticated device structures can be grown by successive depositions without thermal diffusion or redistribution. The growth is determined by complex kinetic reactions at the substrate, and stoichiometric films may not result even for congruent molecular beams. Incorporation of dopants into semiconductors is a complex process. Several laboratories reported high-quality MBE GaAs growth techniques and device performance. At best, the performance of MBE-grown devices approached that of the best epitaxially grown (by vapor phase) devices. Therefore, the potential is there for MBE. The superiority of MBE is established in the growth of multi-semiconductor structures such as AlGaAs/GaAs. However, MBE has not yet been developed into a production process.

2. Processing of GaAs ICs

GaAs ICs consist of MESFETs and Schottky diodes for depletion-mode logic, and MESFETs and load resistors (linear/nonlinear) for enhancement-mode logic. Technology development has been reported by several research laboratories for d- or e-FET logic. In spite of the limited success by various laboratories, it is not possible to implement GaAs LSI circuits reproducibly. Ohmic-contact and Schottky-gate technologies are adequate but need further refining. An evaporated Au:Ge/Ni/Au metal system with different thicknesses, compositions, and heat treatment is employed for ohmic contacts. Even though several studies have reported optimum parameters, occasional bubbling of the contacts was observed. Severe bubbling of the contacts limits photoresist patterning for subsequent processing steps (particularly for 1.0-μm gates). Refractory metals are generally used for Schottky gates, the exception being aluminum. Such Schottky barriers are stable up to 350-450°C. In the self-aligned gate structure proposed by Nippon Telegraph & Telephone Public Corp. (NTT) [13], the gates must be stable up to 850°C. Ti:W/Si [14] or Mo [15] Schottky gates may withstand such high temperatures. These technologies are at a very preliminary stage and require further studies.
To decrease the propagation delay and increase the speed performance of MESFET logic devices, work is progressing on two different fronts: (i) to minimize the parasitics (particularly the gate-source and gate-drain series resistances) and (ii) to use devices with smaller geometries (submicrometer gate lengths).

a. Minimizing the Series Resistance

Reduction of series resistance is mainly achieved by the use of heavily doped, deep n⁺-regions under the source and drain contacts. This can be easily achieved by selective ion implantations. However, a laser beam or electron beam or radiation from a halogen-quartz lamp must be employed for annealing to avoid lateral diffusion (or spreading) of the dopant. In addition to using n⁺-ohmic contacts, self-aligned gate structures may yield the optimum devices. These technologies are at an early stage of development, and further studies are required before they can be employed for LSI circuit fabrication.

b. Reduction of the Device Geometries

The load capacitance in MESFET logic is the gate-source capacitance of the Schottky gate of the MESFET. Any reduction in gate length will result in a corresponding reduction of gate capacitance. Therefore, submicrometer gate-length devices are preferred for logic circuits. Such submicron gate devices can only be fabricated by electron-beam or x-ray lithography. Electron-beam lithography [16] has been in use for several years; its main drawback is the throughput. Machines with higher beam currents are being developed and should be available within a few years. Of course, these machines cost several million dollars ($3-6 million). X-ray lithography is also at an early stage of development. Recently, 0.3-μm gate-length devices [17] have been fabricated by x-ray lithography in Si. The types of masks required and the photoresists used have not yet been optimized. Further studies are needed to optimize these factors.

c. Process Yield

The fabrication of GaAs MSI/LSI circuits on a reproducible basis requires a high process yield. Here, process yield is used in a general sense so as to include device parameters. Device pinchoff voltages and currents are very important. Pinchoff voltage determines the available noise margins, and the device currents determine the speed of the circuits. At most a 5-10% variation
in pinchoff voltage and device currents across the wafer is desirable for good process yield. Unless further improvements are made in materials and device technologies, GaAs digital ICs cannot be implemented.

3. Packaging and Testing

MESFET logic-gate rise, fall, and propagation delay times are a function of fan-out and, consequently, capacitive loading. This problem is similar to that experienced with emitter-coupled logic (ECL) devices. Therefore, when FET logic circuits are operating near their maximum speed limit, fan-out should be restricted. Signal lines should be kept as short as possible to minimize ringing and overshoot, as well as to simplify timing considerations arising from the propagation delay of the signal along a conductor. Intrinsic inductance and capacitance are reduced by shortening the line. Any signal path may be considered a form of transmission line. If the propagation delay along the signal path is short compared with the rise time of the signal, any reflections are masked in the rise time and are not seen as overshoot or ringing. The maximum open line length may be given by

$$\ell_{\text{max}} \leq \frac{t_r}{2tpd}$$

where $t_r$ = rise time

$$tpd = \text{propagation delay of the line per unit length}$$

$$= 1.017 \sqrt{\varepsilon_r} \text{ (ns/ft)}$$

where $\varepsilon_r$ is the relative dielectric constant. On GaAs substrates ($\varepsilon_r = 12$), for 100-ps rise-time circuits, the maximum length of the open line is about 160 mil or 0.4 cm.

In the MESFET logic, the Schottky gates of the individual devices are operated in the reverse-bias region (for d-FETs) or weakly forward conducting region (for e-FETs). As a result, the load is mostly capacitive. This lets one design logic gates with small geometry (i.e., low current) devices, even though the rise and fall times are of the order of 100 ps. Such logic gates cannot drive 50-Ω lines. Special interface circuits (multiple-stage source-follower circuits) may be required to drive 50-Ω lines. The dc power dissipation in these circuits will be very high, and it is not clear whether these circuits should be included on or external to the IC.
Digital ICs have several input and output ports. Interface circuits have to be developed with the chip area and the dc power economically utilized. The layouts of the signal lines determine the crosstalk. In the presence of crosstalk, noise margins are reduced. So far, no results on crosstalk in GaAs ICs have been reported.

Test equipment available for high frequencies or fast rise times is generally of the 50-Ω characteristic impedance type. This implies that the input signal lines have to be terminated in 50 Ω, and the output signal lines must be capable of driving 50-Ω lines. Also, test equipment, such as a pulse generator or word generator, is not available above 350 MHz. Furthermore, MESFET logic circuits require a 1- to 2-V swing for the logic. For high-speed testing, the equipment is designed with ECL in mind. The logic swing for ECL is only 0.8 V. This poses a serious problem. Test equipment and test procedures for high-speed GaAs ICs have to be designed.

E. RELIABILITY CONSIDERATIONS

The continuing development of technology in the semiconductor industry will bring with it increased difficulties in assuring highly reliable products for space-flight missions. Many of the classical failure mechanisms associated with semiconductor devices that are now well managed and controllable will reappear as an increase in packing densities and a shrinkage in linewidths to submicrometer size. Additionally, it is likely that hitherto unforeseen failure mechanisms will appear as dimensions shrink and densities increase.

The increasing utilization of active surface area of semiconductor devices places severe operating constraints on these devices from a reliability viewpoint. The principal concern must be the removal of heat from the device area. It is well known that most semiconductor failure mechanisms are accelerated by increasing temperatures. In some cases, a temperature difference of +10°C can halve the lifetime of these devices. Very high packing densities can increase device operating temperatures by several tens of degrees even when special care is paid to thermal design of the device and mounting schemes. This consideration will eventually force a tradeoff between device performance and lifetime.

As device size and linewidths shrink, electromigration will once again limit the operating lifetimes for these devices. With increasing device
complexity, current-carrying lines will be forced to support larger current densities at higher operating temperatures. Device performance constraints, such as speed and noise immunity, will limit the minimum voltage and current-operating parameters. As line dimensions shrink by one half, densities will increase by a factor of 4. It is then very easy to pass from safe operating current densities into regions where lifetime is considerably reduced.

Increasingly, as device dimensions shrink, random catastrophic failures will become important in determining device life. Hillock growth, now seen in many semiconductor devices, will have a greater probability of shorting to a critical area of the device. This result is unpredictable except in a random sense, and has the possibility of catastrophically failing the device. Crystal dislocations will also play a critical role in determining not only device yield but also device reliability. These crystal imperfections will have the potential of being a significant fraction of device and linewidth size. Thus reliability problems associated with their long-term growth will have a much greater impact than they have at present, when their dimensions are small compared with device or line dimensions. Both of these problems (hillock and dislocation growth) are relatively immune to device screening.

The problems discussed to this point are all associated with extending present technology to its extreme limits. This technology is essentially two-dimensional, with most devices and interconnects formed near the surface of the chip. Recent work in epitaxial layer formation suggests that it may be possible to form three-dimensional semiconductor chips, with devices formed in the body of the material as well as near the surface. A rudimentary example of this type of technology is the power MOS transistor, in which the drain current of thousands of unit cells is collected in the body of the silicon chip, and drain contact is made to the back of the wafer.

This type of multilevel technology will present new problems in reliability and failure analysis. Determination of specific device operating temperatures will then require sophisticated thermal analysis. Removing heat from the devices will continue to be a complex problem. New chip design guidelines will be required to maximize thermal flow. Failure analysis of parts will be extremely difficult, requiring careful and tedious processes to carefully remove device layers.
As current technology is pushed to its limits and new technology is developed, careful attention must be given to performance/reliability trade-offs. Current technological trends point to short-term reliability loss. This will eventually be overcome by process engineers improving or changing those basic components of a semiconductor device that are present reliability risks. If this proves difficult, increased reliability will be gained by designing for maximum device performance and device standby redundancy to increase overall system life.
F. REFERENCES


3. Leheny, R. F., Ballman, A. A., DeWinter, J. C., Nahory, R. E., and Pollock, M. A.: Compositional Dependence of the Low-Field Mobility of Ga\textsubscript{x}In\textsubscript{1-x}As\textsubscript{y}P\textsubscript{1-y}. J. Electron. Mater., vol. 9, no. 3, 1980, p. 561.


A. SCOPE

In this section we present recommendations on how to take advantage of the technical capabilities of III-V compounds to enhance the performance of future space communications systems. It is important to emphasize that:

(a) The recommendations are for technology-development programs, as opposed to specific mission-related programs. The RCA SSPA development for the SATCOM system may serve as an illustration: The technology of GaAs power FETs operating at 4 GHz was considered "ready" for exploitation several years ago. It took considerable skill, tight planning, commitment of considerable funds, and several important ancillary programs - such as reliability proof, automated testing, "transfer of technology" to a manufacturing group, and the establishment of quality-assurance procedures - before this "ripe" technology could be utilized in spaceborne transponders.

(b) In estimating costs, it was assumed that most of the technology development would be done under contract. Contract administration and technical monitoring costs are NOT included in the projections, which are in 1982 dollars.

(c) III-V laser components are not included in the study.

Please note that programs that have been judged adequately covered by present NASA-sponsored effort are not included in the recommendations. For example, ongoing and presently planned efforts in the area of switches and switch matrices will likely result in components adequate for future space systems.

B. TARGET PROGRAMS

To focus more precisely on the recommended technology-development programs, classes of applications and their component needs were examined and tabulated. The results are presented in table VII-1 and discussed in some detail below.
TABLE VII-1. TARGET PROGRAMS

<table>
<thead>
<tr>
<th>Program</th>
<th>Payoff</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. High-reliability solid-state modules</td>
<td>Multielement antennas</td>
<td>Large structures</td>
</tr>
<tr>
<td>2. Electronically adjustable components</td>
<td>Reconfigurable transponders</td>
<td>Future C-band systems</td>
</tr>
<tr>
<td>3. Ternary-compound amplifiers</td>
<td>&quot;Superlinearity&quot;</td>
<td>Spread-spectrum systems; Q-A modulation</td>
</tr>
<tr>
<td>4. Gigabit logic components</td>
<td>Digital processing</td>
<td>On-board switching; large structures; digital systems</td>
</tr>
<tr>
<td>5. Millimeter-wave components</td>
<td>Millimeter-wave transponders</td>
<td>Intersatellite links</td>
</tr>
<tr>
<td>6. L-band miniature hybrid transponder</td>
<td>High-efficiency, ultralightweight components</td>
<td>Personal communications (&quot;wrist-watch transponder&quot;)</td>
</tr>
</tbody>
</table>

1. Large Structures

Large structures in space will definitely be built in the future, and multielement transmit/receive antennas are likely to form the heart of future space communications systems. Whether fixed-beam, switched-beam, or multibeam antenna systems are employed, high-reliability amplifier modules (containing switch elements, phase shifters, amplitude levelers or controllers, etc.) will constitute the key components of such antenna systems. For more accurate control of the antenna patterns, both amplitude and phase control of clusters of modules will be required, and the development of "constant efficiency" components - i.e., units in which efficiency does not decrease drastically as the level of operation is changed - will be a most desirable technical goal. If solar panels integral with the antenna elements are used (RCA's so-called SMART concept), the module designs will have to be capable of accommodating the solar cells, and the thermal dissipation problems solved accordingly.

2. Electronically Adjustable Components

One of the ways in which the operation of spaceborne communications transponders can be improved is to make them capable of changing their transmission characteristics on command from an Earth-bound controller. At present, transponders are prearranged to transmit, e.g., voice or video channels,
or to operate in a single-carrier (in saturation) or multicarrier (linear) mode. If this arrangement can be changed, such "reconfigurable" transponders may be particularly useful when the spectral slots for present C-band systems are filled and there is a need to replace existing satellites with newer and more effective units.

The basic technology for developing the components of such a "reconfigurable" transponder is strongly based on III-V compounds. Filters of changeable bandwidth, switches, level adjusters, etc. are likely to use gallium arsenide as the basic semiconductor material. In monolithic, miniature-hybrid, or discrete form, components of this type will become powerful tools for the designer of future communications systems.

3. Ternary-Compound Amplifiers

Present investigations indicate that amplifiers based on ternary-compound MISFETs may exhibit better linearity than the more familiar GaAs MESFETs. "Superlinear" amplifiers may be of crucial importance in future systems using more-advanced modulation schemes or some form of spread-spectrum approach. It is thus important to continue the technology development of ternary-compound devices and associated microwave circuits.

4. Gigabit-Rate Components

Digital systems of the future will require IC components operating at gigabit rates or faster. Some of these components will have to be placed in the spacecraft, with attendant requirements of reliability, redundancy, etc. GaAs components now under development are logical candidates for future space communications service.

As discussed in Section VI of this report, enhancement-mode logic components have the advantage of lower power dissipation (a small fraction of that of depletion-type devices), better use of GaAs real estate, and simpler circuits. Yet, enhancement-type logic circuits are currently being pursued at a very low level in the United States. In Japan, on the other hand, such monolithic circuits have been demonstrated to perform at speeds comparable with those measured with depletion-type devices in the U.S. It seems important to pursue enhancement-type-logic monolithic circuits for future digital communications systems operating in space, independent of the carrier frequency employed.
5. Millimeter-Wave Components

Intersatellite links of the future, through which spaceborne transponders can communicate without interference and without the intervention of Earth stations, will probably employ carrier frequencies of 60 GHz or above. At present the only viable active components for such service are two-terminal devices (IMPATTs), usually based on the silicon technology. Three-terminal devices (FETs), if available, would enhance operation, simplify circuit design, and increase the reliability of millimeter-wave components. The upper frequency limits of III-V compound FETs produced by advanced and novel fabrication techniques have not yet been established. It appears important to pursue technology-development efforts aimed at developing FET-type devices for the millimeter-wave range.

6. Personal Communications/Mobile Systems

Future mobile services will permit communications between any two vehicles via satellite link. The ultimate development in this type of communications system will be the personal transponder, the size of a wrist watch, through which individuals will be able to communicate with each other by accessing a satellite equipped with multiple-beam (or switchable-beam) capabilities for regional or countrywide coverage. Extremely lightweight, highly efficient transponders operating in L-band will be required for such service.

C. TECHNOLOGY-DEVELOPMENT PROGRAM RECOMMENDATIONS

The following pages contain recommended technology-development programs for future space communications systems. For ease of reference, the proposed program descriptions follow a common format and appear on separate pages. They are numbered consecutively, with alternatives indicated by letters. There is no order of preference - technical or programmatic - implied in the numbering of the programs. Parallel programs for the same technology development are not included in the indicated approximate costs.
Objective: Demonstration of a module suitable for use in a multielement antenna and containing, as a minimum:
- a radiating element
- an amplifier
- a phase shifter
- an amplitude controller

Frequency: ~20 GHz
Power Level: 1 W, 6-dB gain
Timing: 3 years
Estimated Cost: $1.2M
Technology: Monolithic GaAs
Objective: Demonstration of a module suitable for use in a multielement antenna and containing, as a minimum:
- a radiating element
- an amplifier
- a phase shifter
- an amplitude controller

Frequency: ~20 GHz
Output Power: 0.2 W
Gain: 13 dB
Timing: 2 years
Estimated Cost: $800K
Technology: Miniature hybrid with GaAs-FET active elements
Objective: Demonstrate cluster of antenna modules [similar to 1(a) or 1(b)] having radiating elements on one side of the flat structure, and solar-cell panels sufficient to power the cluster on the other side. Fabricate subarray with four amplifiers (16 antenna elements).

Frequency: 12 GHz
Output Power: 0.1 W per 4 antenna elements
Timing: 2 years
Estimated Cost: $600K
Technology: Miniature hybrid, GaAs FETs
Objective: To develop and demonstrate transponder components that could be adjusted, by switching commands from Earth, to provide transmission of different bandwidth and linearity characteristics.

Transponder Characteristics:
Frequency: 3.7-4.2 GHz
Output Power: 8.5 W
Gain: 55 dB
Timing: 2 years
Estimated Cost: $400K
Technology: GaAs FETs
2(b) - ADJUSTABLE TRANSPONDER COMPONENTS (ELECTRIC)

Objective: Same as 2(a) - except that all-electronic controls (rather than switching in and out of stages, etc.) will be employed.

Timing: 3 years

Estimated Cost: $750K

Technology: GaAs FETs
Objective: Investigate GaInAs MISFETs to determine their applicability as "superlinear" amplifiers for transponder service. Build demonstration amplifier for such an application.

Frequency: 3.7-4.2 GHz
Output Power: 8-10 W
Gain: ~50 dB
Timing: 5 years
Estimated Cost: $2.5M
Technology: GaInAs MISFETs
Objective: Demonstrate LSI circuits such as multiplexers, memories, programmable dividers, etc., suitable for space communications applications. Develop fabrication processes and packaging of such circuits.

Timing: 5 years
Estimated Cost: $5M

Technology: GaAs FETs (enhancement mode)
GaInAs MISFETs (enhancement mode)
GaInAs-InP (heterojunction bipolars)
GaAs-GaAlAs (heterojunction bipolars)
5(a) - MILLIMETER-WAVE DEVICE INVESTIGATIONS (TERNARY COMPOUNDS)

Objective: Establish feasibility of three-terminal devices operating at millimeter wavelengths.

Frequency: 60 GHz and above

Timing: 3 years

Estimated Cost: $750K

Technology: GaInAs FETs
5(b) - MILLIMETER-WAVE DEVICE INVESTIGATIONS (PERMEABLE-BASE TRANSISTOR)

Objective: Same as 5(a).
Frequency: 60 GHz and above
Timing: 4 years
Estimated Cost: $1M
Technology: Permeable-base transistor (vertical FET), GaAs
5(c) - MILLIMETER-WAVE DEVICE INVESTIGATIONS (QUASI-BALLISTIC)

Objective: Same as 5(a).
Frequency: 60 GHz and above
Timing: 5 years
Estimated Cost: $1M
Technology: Planar-doped GaAs
Objective: Develop very small (wrist-watch type) transponder module for personal ground-to-satellite communications system. Emphasis is on a very high efficiency, ultralightweight amplifier and receiver technology.

Frequency: L-band
Power Output: 1 W
Efficiency: 70%
Timing: 2 years
Estimated Cost: $500K
Technology: Miniature hybrid, with GaAs FETs
VIII. CONCLUDING REMARKS

Future space communications systems are likely to show technical advances that, for purposes of analysis, can be grouped into three categories: (1) extensions of present systems; (2) systems in which new types of modulation will be employed; and (3) novel system concepts based on progress in components technologies. The study described in this report examined microwave components based on III-V compounds that require development to fill these future system requirements.

Large antenna structures employed in future systems will require quantities of antenna modules which - depending on the frequency of operation and antenna characteristics - could be fabricated in either monolithic or miniature-hybrid form. To achieve better utilization of the crowded spectrum, "superlinear" amplifiers will be likely to replace units in the currently used frequency region. The concept of a transponder with characteristics (bandwidth, linearity) changeable on command from Earth offers a flexibility not obtainable with present-day systems. Intersatellite links of the future may well operate at millimeter wavelengths, possibly doing away with primary power distribution problems by the use of solar cells to power amplifier modules directly. Digital systems will require high-speed monolithic ICs.

Advances in III-V materials technology (molecular-beam epitaxy, organometallic epitaxy, the use of vapor-phase epitaxy for growing ternary and quaternary compounds) have made new transistor geometries possible. These show promise of outperforming conventional planar GaAs FETs at microwave and millimeter-wave frequencies. This may be a particularly fruitful area of research.

The conclusions of the study are contained in a number of specific recommendations for research programs aimed at components to be employed in the identified applications.
EXECUTIVE SUMMARY

Under Contract NAS-3-22884, the impact of the state of the art in the area of III-V semiconductor materials employed in microwave solid-state components on future space communication systems was studied. Following the program format outlined by NASA, the study was pursued in terms of distinct tasks, as follows:

Task 1: Space Communications Applications
Task 2: Present Status of Technology
Task 3: Competing Technologies
Task 4: Fundamental Limits
Task 5: Problems in Implementation
Task 6: Recommendations for Implementation

In general, the investigations followed the plan developed in the original proposal. The two deviations from that plan concerned Tasks 1 and 2.

In Task 1, it was originally envisaged that future space communication systems could be identified on the basis of existing planning documents in sufficient detail to make possible the development of broad component "specifications," which would then serve as the background for Tasks 3, 4, and 5. This did not prove feasible, since few plans offering sufficiently precise projections - in terms of frequency, concept, or system architecture - could be gleaned from the literature. Thus, instead of very specific component specifications, the needs identified in Task 1 were broader in scope, based on subjective projections of what technical innovations future systems might contain, either in terms of evolutionary progress from present thinking (e.g., "large structures") or as a result of basic changes in technical approach (e.g., "reconfigurable transponders").

Although originally planned as one of a number of "coequal" tasks, it became apparent that Task 2 (Present Status of Technology) could well serve as the single most important task, central to the study. We therefore allowed (with the concurrence of the contract monitor) the expansion of this effort in terms of both scope and allocated time.

TASK 1: SPACE COMMUNICATIONS APPLICATIONS

The original intent was to define future space communications applications in detail sufficient to make possible the development of component specifications
- in terms of such parameters as frequency, function, mechanical characteristics, and reliability - to serve as a basis for the study. This did not prove feasible because of the lack of existing planning information on which such specifications could be based. It would, of course, have been possible to invent "future systems" solely for the purpose of defining the components they might require. Based on the program objectives, as discussed during an early planning meeting with NASA/LRC personnel (in September 1981), namely, the preparation of recommendations for NASA sponsorship of new broad technology development programs (rather than those for specific components) for future space communication systems, it was judged more productive to attempt to project future systems in terms of their more general characteristics and to extract new technological needs for systems so defined.

As a result of literature searches, meetings with personnel from technical and operating activities both within and outside RCA, and personal interviews with various individuals, the projections of future systems fell into three main categories:

1. Systems that were logical extensions of systems currently being planned for the 1985-1995 time slot.
2. Systems in which new types of modulation schemes would be employed.
3. Novel system concepts that may strongly impact future space communications.

Evolutionary systems concepts considered in the study were (a) large antenna systems; (b) satellite crosslinks; (c) single-sideband systems; and (d) digital communication systems. Spread-spectrum techniques and quadrature-amplitude modulation are examples of advanced modulation approaches that might be used in future systems. Transponders that can be reconfigured by Earth command to change their electrical characteristics (e.g., from linear multi-carrier to saturated operation) and a concept originally proposed for the Solar Power Satellite involving a distributed antenna in which solar cells are placed on one side of a "space blanket" so that they can provide dc power directly to the antenna elements placed on the other side were considered as examples of novel concepts for future systems.

**TASK 2: PRESENT STATUS OF TECHNOLOGY**

In this section of the report, emphasis has been placed on materials and discrete device technology since this forms the basis of microwave and digital
integrated circuits. We have attempted to project future trends and have included a subsection on the exploratory development that is being undertaken in many laboratories.

The field of III-V compound microwave and gigabit-rate logic technology is currently very active. We have tried to include most of the results published up to early 1982. The trends discussed in this section are believed to be reasonably accurate. The extensive literature references provided are representative rather than complete or in historical order.

We believe that a major change is occurring in III-V compound technology. The major attraction of GaAs for microwave and gigabit-rate digital ICs until recently was due mainly to the superior semiconducting properties of GaAs and not to its fabricating technology. New materials growth techniques such as molecular-beam epitaxy (MBE) and metal/organic chemical vapor deposition (MOCVD) now permit an unprecedented complexity, flexibility, and diversity in III-V compound growth. This technological strength, in addition to superior fundamental semiconducting properties, promises to make III-V compound research an exciting and useful endeavor in the mid-1980 to 2000 time frame.

The major topics reviewed in this section are:

1. Materials technology, including bulk growth of substrates, epitaxial crystal growth, and ion-implantation doping techniques.
2. Microwave solid-state discrete active devices, including two-terminal and three-terminal devices.
3. Multigigabit-rate GaAs digital integrated circuits.
4. Microwave integrated circuits, including both hybrid and monolithic circuits.
5. Exploratory developments currently being pursued, including GaInAs devices, heterojunction devices, and quasi-ballistic devices.

TASK 3: COMPETING TECHNOLOGIES

The main topics discussed in this section of the report are (a) rf power generation; (b) filter structures; and (c) microwave circuit fabrication. Each of these will profoundly influence the communication systems of the future.

In the area of power generation, the present trend of replacing thermionic devices with solid-state amplifiers in the spacecraft transponders is likely to continue, certainly at the lower frequencies. Various types of solid-state sources (FETs vs IMPATTs, GaAs vs Si) are likely to be used for transponders
operating at different frequencies and power levels. Active antenna arrays, in which large numbers of antenna elements whose power is combined (in space) for fixed-, switched-, or scanning-beam systems are a very probable means of future generation of large amounts of power.

In the filter area, miniaturized active filters and new materials employed in dielectric resonators are expected to replace the present bulky and relatively heavy channel filters.

There are three distinct ways in which microwave circuits can be fabricated: In the conventional hybrid technology, active devices (packaged or in chip form) are mounted in custom-made microwave matching circuits, employing either distributed (transmission-line segments) or lumped-constant (capacitors, inductors) elements. In monolithic circuits, both active and passive circuit components are fabricated at the same time. In an emerging technology employing miniature hybrid circuits, the passive circuits are batch-fabricated and therefore quite cost effective, while the active elements (e.g., FETs) are later placed in the circuits, possibly employing automated bonding methods. This latter technology may prove superior in systems where fully monolithic approaches may not be justified, for either technical or economic reasons.

**TASK 4: FUNDAMENTAL LIMITS**

The solid-state devices discussed in this section of the report can be functionally characterized to fit into two categories: linear devices and logic devices. Linear devices include both low-noise and high-power devices for transponder applications; logic devices are mostly for baseband signal processing.

For future applications, the transponder carrier frequency is likely to be higher than it is now - 20 GHz and above - because of the crowded lower-frequency spectrum. On the other hand, the trend of baseband signal processing may be expected to head toward complex, multifunctional processing to facilitate on-board switching functions.

In this task, we concentrated our study on the fundamental limits in high-frequency microwave monolithic integrated-circuit (MMIC) devices and in high-density logic devices. The fundamental physical limits such as electrical, thermal, and physical-dimension limitations are presented. Research areas in new device concepts as well as technology development that will affect the limits are also identified.
TASK 5: PROBLEMS IN IMPLEMENTATION

The recently completed major effort by RCA to develop, space-qualify, and transfer to a manufacturing operation an all-solid-state transponder for use in a commercial communication system provided valuable insights into the problem of implementing a new technology for a critical operation. These experiences - in terms of both manufacturing and test approaches and reliability-proof considerations - are reviewed in this section of the report. In addition, a new type of solid-state amplifier, the GaInAs MISFET, which may well provide linearity properties superior to those in present-day GaAs units, is discussed, as are the existing technology limitations in realizing high-speed digital monolithic circuits.

TASK 6: RECOMMENDATIONS FOR IMPLEMENTATION

This section contains recommendations on how to take advantage of the technical capabilities of III-V compounds so as to enhance the performance of future space communication systems. The following is noted:

(a) The recommendations are for technology-development programs, as opposed to specific mission-related programs. The RCA SSPA development for the SATCOM system may serve as an illustration: The technology of GaAs power FETs operating at 4 GHz was considered "ready" for exploitation several years ago. It took considerable skill, tight planning, a sizable commitment of funds, and several important ancillary programs - such as reliability proof, automated testing, "transfer of technology" to a manufacturing group, and the establishment of quality-assurance procedures - before this "ripe" technology could be utilized in spaceborne transponders.

(b) In estimating costs, it was assumed that most of the technology development would be done under contract. Contract administration and technical monitoring costs are NOT included in the projections, which are in 1982 dollars.

(c) III-V laser components are not included in the study. Also, programs that have been judged adequately covered by present NASA-sponsored effort were not included in the recommendations. As an example, ongoing and presently planned effort in the area of switches and switch matrices will likely result in components adequate for future space systems.
To focus more precisely on the recommended technology-development programs, classes of applications and their component needs were examined and tabulated. The results are presented in table VII-1 of the report.

The following is a list of programs recommended for implementation:

1(a) Antenna Module Technology (Monolithic)
1(b) Antenna Module Technology (Miniature Hybrid)
1(c) Antenna Module Technology (SMART)
2(a) Adjustable Transponder Components (Switched)
2(b) Adjustable Transponder Components (Electric)
3 Ternary-Compound Linear Amplifiers
4 High-Speed Digital Circuit Technology
5(a) Millimeter-Wave Device Investigations (Ternary Compounds)
5(b) Millimeter-Wave Device Investigations (Permeable-Base Transistor)
5(c) Millimeter-Wave Device Investigations (Quasi-Ballistic)
6 High-Efficiency, Lightweight, Miniature Ground Transponder

CONCLUDING REMARKS

Future space communication systems are likely to show technical advances that, for purposes of analysis, can be grouped into three categories: (1) extensions of present systems; (2) systems in which new types of modulation will be employed; and (3) novel system concepts based on progress in components technologies. The study described in this report examined microwave components based on III-V compounds that require development to fill these future system requirements.

Large antenna structures employed in future systems will require quantities of antenna modules which - depending on the frequency of operation and antenna characteristics - could be fabricated in either monolithic or miniature-hybrid form. To achieve better utilization of the crowded spectrum, "superlinear" amplifiers will be likely to replace units in the currently used frequency region. The concept of a transponder with characteristics (bandwidth, linearity) changeable on command from Earth offers a flexibility not obtainable with present-day systems. Intersatellite links of the future may well operate at millimeter wavelengths, possibly doing away with primary power distribution problems by the use of solar cells to power amplifier modules directly. Digital systems will require high-speed monolithic ICs.
Advances in III-V materials technology (molecular-beam epitaxy, organo-metallic epitaxy, the use of vapor-phase epitaxy for growing ternary and quaternary compounds) have made new transistor geometries possible. These show promise of outperforming conventional planar GaAs FETs at microwave and millimeter-wave frequencies. This may be a particularly fruitful area of research.

The conclusions of the study are contained in a number of specific recommendations for research programs aimed at components to be employed in the identified applications.
1. National Aeronautics and Space Administration
   Washington, DC 20546
   Attn: R. Breckenridge/Code RTC-6
   L. B. Holcomb/Code RTC-6
   R. R. Lovell/Code EC-4
   M. M. Sokoloski/Code RTC-6
   D. E. Santarpia/Code EC-4

2. National Aeronautics and Space Administration
   Ames Research Center
   Moffett Field, CA 94035
   Attn: Library

3. National Aeronautics and Space Administration
   Goddard Space Flight Center
   Greenbelt, MD 20771
   Attn: Library
   J. S. Chitwood/Code 727.2

4. National Aeronautics and Space Administration
   Lyndon B. Johnson Space Center
   Houston, TX 77058
   Attn: Library
   M. Engert

5. National Aeronautics and Space Administration
   George C. Marshall Space Flight Center
   Marshall Space Flight Center, AL 35812
   Attn: Library

6. National Aeronautics and Space Administration
   Langley Research Center
   Hampton, VA 23665
   Attn: Library
7. National Aeronautics and Space Administration
Lewis Research Center
21000 Brookpark Road
Cleveland, OH 44135

Attn: Library
L. M. Hudson/MS 500-306
L. J. Ross/MS 3-7
J. N. Sivo/MS 54-1
R. T. Gedney/MS 54-1
J. R. Ramler/MS 54-2
J. W. Bagwell/MS 54-8
R. E. Alexovich/MS 54-5
C. A. Raquet/MS 54-5
D. J. Connolly/MS 54-5
A. N. Downey/MS 54-5
E. J. Haugland/MS 54-5
T. J. Kascak/MS 54-5
D. C. Liu/MS 54-2
T. Wallett/MS 54-5
J. Warner/MS 54-8
V. R. Lalli/MS 500-211
Report Control Office/MS 5-5

8. Aerospace Corporation
P. O. Box 92957
Los Angeles, CA 90009

Attn: C. C. Lee

9. U. S. Air Force Space Division
P. O. Box 92960
Worldway Postal Center
Los Angeles, CA 90009

Attn: Capt. M. Schwene
Lt. P. Campbell

10. Case Western Reserve University
Department of Electrical Engineering & Applied Physics
Cleveland, OH 44106

Attn: Professor V. Kapoor
11. University of Nebraska  
Department of Electrical Engineering  
W 194 Nebraska Hall  
University of Nebraska-Lincoln  
Lincoln, NE 68588  
Attn: Professor J. Woollam  
1 copy

12. Jet Propulsion Laboratory  
4800 Oak Grove Drive  
Pasadena, CA 91103  
Attn: R. Dickinson  
1 copy

13. Texas Instruments, Inc.  
P. O. Box 225936/MS-105  
Dallas, TX 75265  
Attn: W. Wisseman  
1 copy

14. Rockwell International  
1049 Camino Dos Rios  
Thousand Oaks, CA 91360  
Attn: A. Firstenberg  
1 copy

15. National Aeronautics and Space Administration  
Ames Research Center  
Moffett Field, CA 94035  
Attn: P. Dyal/MS 200-4  
1 copy

16. Rockwell International  
3370 Miraloma Avenue  
Anaheim, CA 92803  
Attn: C. Tomita  
1 copy

17. M/A COM  
South Avenue  
Burlington, MA 01803  
Attn: N. Jansen  
1 copy
18. TRW, Inc.
One Space Park
Redondo Beach, CA 90278
Attn: R. Kagiwada

19. Honeywell, Inc.
10701 Lyndale Avenue
Bloomington, MN 55420
Attn: C. Seashore

20. Raytheon, Inc.
28 Seyon Street
Waltham, MA 02254
Attn: M. Schultz

21. Hughes Research Laboratory
3011 Malibu Canyon Road
Malibu, CA 90265
Attn: P. Greiling

22. Hughes Aircraft Company
3100 W. Lomita Blvd.
Torrance, CA 90509
Attn: T. Midford

23. Hughes Aircraft Company
Space and Communications Group
El Segundo, CA 90245
Attn: J. Healy

24. ITT Defense Communications Division
492 River Road
Nutley, NJ 07110
Attn: C. Lynch
25. Westinghouse, Inc.
   1310 Beulah Road
   Pittsburg, PA  15235
   Attn:  H. Nathanson

26. General Electric Company
    Electronics Park
    Syracuse, NY  13221
    Attn:  E. Fox

27. Microwave Monolithics, Inc.
    Thousand Oaks, CA  91359
    Attn:  D. Chen

28. Naval Research Laboratory
    Washington, DC  20375
    Attn:  K. Sleger/Code 6811
           L. Whicker/Code 6830

29. McDonnell Douglas Corporation
    5301 Bolsa Avenue
    Huntington Beach, CA
    Attn:  R. Zuleeg

30. Ford Aerospace and Communications Corporation
    3030 Fabian Way
    Palo Alto, CA  94303
    Attn:  P. Ho
32. Cornell University
   316 Phillips Hall
   Ithaca, NY 14853
   Attn: W. Ku
   " L. Eastman
   1 copy
   1 copy

33. Office of Naval Research
   800 North Quincy Street
   Arlington, VA 22217
   Attn: M. Yoder/Code 427
   1 copy

34. MIT-Lincoln Laboratory
   244 Wood Street
   Lexington, MA 02173
   Attn: R. Sudbury
   1 copy

35. Motorola, Inc.
    8201 McDowell Road
    Scottsdale, AZ 85252
    Attn: D. Dandurand
    1 copy

36. RCA Laboratories
    David Sarnoff Research Center
    Princeton, NJ 08540
    Attn: H. Huang
    1 copy

37. COMSAT Laboratories
    2230 COMSAT Drive
    Clarksburg, MD 20871
    Attn: R. Sorbelo
    1 copy

38. ERADCOM
    Fort Monmouth, NJ 07703
    Attn: DELET-M
    " V. Gelnovatch
    1 copy
    1 copy
39. Raytheon Company  
   Bearfoot Road  
   Northborough, MA 01532  
   Attn: J. Oakes

40. AFWAL  
   Wright Patterson AFB, OH 45433  
   Attn: E. E Bailey AFAPL/DD  
   " D. Rees AFWAL/AADM

41. Harris Corporation  
   1025 NASA Blvd.  
   Melbourne, FL 32919  
   Attn: J. Rowe

42. Advanced Research Project Agency  
   1400 Wilson Blvd.  
   Arlington, WA 22217  
   Attn: S. Roosild

43. NASA Scientific and Technical Information Facility  
   Attn: Accessioning Department  
   P.O. Box 8757  
   Baltimore/Washington International Airport  
   MD 21240

   25 copies

   16088
End of Document