ON SOME EQUIVALENT CONFIGURATIONS OF SYSTOLIC ARRAYS

C.Y. Chang and K. Yao
Electrical Engineering Dept.
University of California
Los Angeles, CA 90024

ABSTRACT

A systematic approach is presented for designing systolic arrays and their equivalent configurations for certain general classes of recursively formulated algorithms. A new method is also introduced to reduce the input bandwidth and storage requirements of the systolic arrays through the study of dependence among the input data. Many well known systolic arrays can be rederived and also many new systolic arrays can be discovered by this approach.

I. INTRODUCTION

A systolic array is a network of processors that rhythmically process and pass data among themselves. It provides pipelining, parallelism, and simple adjacent neighbor cell interconnection structure so that it is suitable for VLSI implementation. While most of the earlier systolic array algorithms were discovered heuristically [1-3], there has been various work on systematic approaches to the design of systolic array algorithms [4-6]. In this paper, we shall present a systematic approach for designing systolic arrays and especially focus on their equivalent configurations for certain general classes of recursively formulated algorithms. In order to reduce the input bandwidth and storage requirements of the systolic arrays, the dependence among the input data is also investigated in details. It is shown that many well known systolic arrays can be rederived and also many new systolic arrays can be discovered by this systematic approach. For simplicity of illustration, we mainly consider the linear systolic array in this paper. The same idea can also be generalized to the two dimensional mesh-connected systolic arrays.

II. IMPLEMENTATION OF RECURSIVELY FORMULATED ALGORITHMS

Consider two simple but important ways of data flow pattern in a linear systolic array as shown in Figure 1 and 2. In these two figures, P, Q, and b, are three given input data sequences and R is to be the output data sequence, where Oi ≤ m - 1 and Oj ≤ n - 1. For the systolic array shown in Figure 1, Q and R are stored in the jth processor, where R will be updated while P is moving to the right and b is moving down. For the systolic array shown in Figure 2, P is stored in the jth processor and R will be updated as it is moving to the right with b moving down. All of the data movements are synchronized. The R's will successively have the required output data after m steps. For convenience, according to the R's behavior of these two systolic arrays, they are respectively named as R-stay and R-move linear systolic arrays. There is great similarity between these two systolic arrays. It can be shown that a large class of interesting problems in the real world can be implemented by these two types of linear systolic arrays. Besides, various different but equivalent configurations of linear systolic arrays can also be derived from them.

Procedure 1: Given any problem which can be formulated so that it has P, Q, and b as three input data sequences and R as the output data sequence, where Oi ≤ m - 1 and Oj ≤ n - 1, if R can be generated through the following recurrence equation

\[
E_{j}[i+1] = f(P_i, Q_j, b_{ij}; E_j[i]),
\]

where \(E_j[0]\) contains some initial value, \(f\) is any function of four variables \(P_i, Q_j, b_{ij}, \) and \(E_j[i]\), and \(R[i+m]\) is the required output data. Then, this problem can be implemented by the R-stay linear systolic array of \(n\) processors and the R-move linear systolic array of \(m\) processors.

The complexity and the configuration of the systolic array depend on the complexity of the function \(f\) and the generation procedure of \(b_{ij}\). Some regularity and dependence among \(b_{ij}\)'s may greatly simplify the whole system.

III. MAPPING INTO FAN-IN TYPE LINEAR SYSTOLIC ARRAY

Note that for the two linear systolic arrays shown in Figure 1 and 2, the input bandwidth and storage requirements are large in comparison to the number of processors in the array, which may be either infeasible or inefficient for many applications of interests. This is mainly because the dependence among the \(b_{ij}\)'s is not efficiently utilized so that each processor needs its own external input connection due to the existence of all the \(b_{ij}\)'s. It is expected that under certain circumstances not all of these external input connections are required. In this paper, we are also very interested in the issue of reducing the input bandwidth and storage requirements by showing under what conditions these external input connections can be removed so that only the very first processor is allowed to have such a connection, i.e., the input sequences can only be fanned-in through the systolic array. It is shown that the existence of certain patterns of dependence among the \(b_{ij}\)'s allows themselves to be fanned-in generated by slightly modifying the operations involved in each processor without losing the property of adjacent neighbor interconnection structure. These conditions are shown in the following two procedures.

Procedure 2: For the R-stay linear systolic array, if \(b_{ij}\) can be determined through the following dependence equation

\[
b_{ij} = T(b_{i-1,j}; b_{i,j-1}; u_i; v_j),
\]
where \( u_i \) is a variable which depends only on \( i \), \( v_j \) is a variable which depends only on \( j \), and \( T \) is a function of four variables, then \( b_{ij} \) can be generated by the fan-in scheme systolic array as shown in Figure 3 rather than being broadcast as shown in Figure 1. Also note that \( b_{i-1,j} \) as well as \( v_j \), which depends only on \( j \), can be preloaded in the \( j \)-th processor, and \( b_{i,j-1} \) as well as \( u_i \), which depends only on \( i \) can be used as a fanned-in input sequence.

Note that for the R-stay linear systolic array shown in Figure 1, if \( b_{i,j} \) is the current input to the \( j \)-th processor, then \( b_{i-1,j} \) is the previous input to the \( j \)-th processor and \( b_{i,j-1} \) is the previous input to the \( (j-1) \)-th processor. It is understandable that in order to avoid the violation of the adjacent neighbor interconnection structure, \( b_{i,j} \) can only depend on \( b_{i-1,j} \) and \( b_{i,j-1} \) as well as the data that can be preloaded and the data that can be fanned in, which is what Procedure 2 is about. In general, the systolic array shown in Figure 3 has two sets of input data. One of them consists of three fanned-in data sequences, \( P, u, \) and \( b_{i-1,j} \), which depend only on the \( j \) index, \( v_j \), \( b_{i,j-1} \) and \( b_{i-1,j} \) are used to generate all the \( b_{i,j} \)’s. For each processor, three registers are required, namely \( U, B \) and \( P \), where registers \( P \) and \( U \) are used to store the preloaded data \( P \) and \( u \). Initially register \( B \) is loaded as \( b_{i,j} \) and output data \( R \) is set to be \( R = 0 \), both of which will be updated as the systolic array start operation.

Procedure 3: For the R-move linear systolic array, if \( b_{i,j} \) can be determined through the following dependence equation

\[
 b_{i,j} = T(b_{i-1,j}, b_{i,j-1}, u_i, v_j),
\]  
(3)

where \( u_i \) is a variable which depends only on \( i \), \( v_j \) is a variable which depends only on \( j \), and \( T \) is a function of four variables, then \( b_{i,j} \) can be generated by the fan-in scheme systolic array as shown in Figure 4 rather than being broadcast as shown in Figure 2. Also note that \( b_{i-1,j} \) as well as \( u_i \), which depends only on \( i \), can be preloaded in the \( i \)-th processor, and \( b_{i,j-1} \) as well as \( v_j \), which depends only on \( j \), can be used as a fanned-in input sequence.

Note that for the R-move linear systolic array shown in Figure 2, if \( b_{i,j} \) is the current input to the \( i \)-th processor, then \( b_{i,j} \) is the previous input to the \( i \)-th processor and \( b_{i-1,j} \) is the previous input to the \( (i-1) \)-th processor. What procedure 3 says simply repeats the fact that in order to avoid the violation of adjacent neighbor interconnection structure, \( b_{i,j} \) can only depend on \( b_{i-1,j} \) and \( b_{i,j} \) as well as the data that can be preloaded and the data that can be fanned in. In general, the systolic array shown in Figure 3 has two sets of input data. One of them consists of three fanned-in data sequences, \( P, u, \) and \( b_{i-1,j} \), which depend only on the \( j \) index, and the other set consists of three preloaded data sequences, \( P, u, \) and \( b_{i,j-1} \), which depend only on the \( i \) index, where \( u_i, v_j, b_{i-1,j} \) and \( b_{i,j-1} \) are used to generate all the \( b_{i,j} \)’s. For each processor, three registers are required, namely \( U, B \) and \( P \), where registers \( P \) and \( U \) are used to store the preloaded data \( P \) and \( u \). Initially register \( B \) is loaded as \( b_{i,j} \) and output data \( R \) is set to be \( R = 0 \), both of which will be updated as the systolic array start operation.

The previous three procedures provide a rather systematic approach to design the systolic array architecture for the implementation of a given problem. At first, by checking the existence of the recurrence relationship as shown in equation (1), we are able to know if there exist any systolic arrays as shown in Figure 1 and 2. Next, by checking the dependence among the \( b_{i,j} \)’s as shown in equations (2) and (3), we are able to know the existence of the fan-in type systolic arrays as shown in Figure 3 and 4 so that only small input bandwidth and storage are required. The key issue is in how to search for the recurrence function \( f \) and the dependence function \( T \). It is expected that there may exist several different forms of functions due to different possible approaches to formulate a given problem. Various forms of these functions simply create many different but equivalent configurations of systolic arrays. Also note that in the previous discussion, \( P, u, B, \) and \( v \) are somewhat treated as single variables, however it is clear that they can be set of variables and the same results still hold. This approach can be applied to design systolic arrays for many interesting problems in the real world. Various new configurations of systolic arrays can be derived. In the next section, we shall illustrate this design approach by considering the DFT algorithm.

IV. SYSTOLIC ARRAY ARCHITECTURE FOR DISCRETE FOURIER TRANSFORM

Given \( n \) discrete data \( a_j \) in the time domain, where \( 0 \leq j < n-1 \), and \( n \) discrete frequencies \( W_j = (1/2\pi)j \) in the frequency domain, where \( 0 \leq j < n-1 \), the discrete Fourier transform (DFT) is to compute

\[
y_j = a_{n-1}W_j + a_{n-2}W_j^2 + \ldots + a_1W_j + a_0.
\]

Let

\[
f(P, Q, b; R) = (R x b) + P.
\]

By induction, it can be shown that by letting

\[
y_{j+1} = (y_j \times W_j) + a_{n-i-2} \quad (4)
\]

and \( y_0 = a_0 \), then \( y_j \) is the required output. The existence of a recurrence function \( f \) and the satisfaction of the recurrence relationship guarantee that there exists systolic arrays for the implementation of discrete Fourier transform as shown in Figure 5 and 6.

It can be seen from Figure 5 and 6 that the \( b_{i,j} \)’s are not totally independent. Note that \( P = a_{n-i-2} \) and \( b_{i,j} = W_j \). In order to see if \( b_{i,j} \) can be fanned-in generated, let us examine the data
dependence among the $b_{i,j}$'s. Many different forms of dependence function $f$ exist. For example,

$$b_{i,j} = T(b_{i-1,j}; b_{i,j-1}; u_i; v_j)$$

(5)

where $v_j = W_j$. The pair of systolic arrays based on equations (4) and (5) are shown in Figure 7 and 8. The systolic array shown in Figure 8 is the well known systolic DFT [2], whose discovery appears to be heuristic rather than in a systematic manner as from our approach. For another example of $T$ function, note that

$$b_{i,j} = w_{i,j} = W_{i-j}$$

and

$$b_{i,j} = b_{i,j-1}$$

(6)

where $u_i = W_i$ and $b_{i,0} = W_i^{-1}$, which can be either used as fanned-in sequences of the R-stay linear systolic array or preloaded in the $i$th processor of the R-move linear systolic array. The pair of systolic arrays based on equations (7) and (9) are shown in Figure 15 and 16.

This DFT example shows that under certain circumstances it is possible to formulate a given problem in several different ways to implement with various different but equivalent configurations of systolic arrays.

V. CONCLUDING REMARKS

A systematic approach is presented for designing systolic arrays and deriving their equivalent configurations for certain general classes of recursively formulated algorithms. This approach can be considered as a two-stage design procedure. In the first stage, the existence of recursiveness is investigated. If it exists, according to the same formulation the input data are classified into three parts, two of them, $P_i$ and $Q_i$, depend only on one index, and another one of them, namely $b_{i,j}$, depends on both index $i$ and $j$, so that the systolic arrays shown in Figure 1 and 2 apply. However, for certain applications, it is either infeasible or inefficient to store all of the $b_{i,j}$'s. In the second stage, the dependence among the $b_{i,j}$'s is then investigated to see if it can be used to fan-in generate the $b_{i,j}$'s through the data sequence that can either be preloaded or fanned in. For a given problem, various formulations of the recursive property and the dependence among the $b_{i,j}$'s are possible, which simply lead to many different but equivalent configurations of systolic arrays.

So far we mainly deal with the linear systolic arrays. However, the same technique can be easily generalized to the two dimensional mesh-connected systolic arrays, since the mesh-connected systolic arrays can be simply treated as the concatenation of many linear systolic arrays.

VI. ACKNOWLEDGEMENT

This work was partially supported by the NASA Ames research contract NAG-2-304.

VII. REFERENCES


Figure 1: The R-stay linear systolic array.

\[ \text{Pin} \rightarrow \text{Q,R} \rightarrow \text{Pout} \]
\[ R \leftarrow f(\text{Pin},Q;\text{bin};R) \]
\[ \text{Pout} \leftarrow \text{Pin} \]
\[ \text{Pm-1,...,P1, Po} \]

Figure 2: The R-move linear systolic array.

\[ \text{Vin} \rightarrow \text{Uu} \rightarrow \text{Vout} \]
\[ \text{Bin} \rightarrow \text{B,P} \rightarrow \text{Bout} \]
\[ \text{Pin} \rightarrow \text{Q,R} \rightarrow \text{Pout} \]
\[ R \leftarrow f(\text{Pin},Q;\text{bin};R) \]
\[ \text{Bout} \leftarrow \text{Bin} \]
\[ \text{Pm-1,...,P1, Po} \]

Figure 3: The fan-in scheme of R-stay linear systolic array. Note that the register B in the jth processor is initially loaded with bi,-i.

\[ \text{Win} \rightarrow y \rightarrow \text{ain} \]
\[ \text{aout} \leftarrow \text{ain} \]
\[ y \leftarrow (y \times \text{Win}) + \text{ain} \]
\[ a0,...,a_{n-3},a_{n-2} \leftarrow y_{n-1} \]

Figure 5: R-stay linear systolic array of discrete Fourier transform based on equation (4).

\[ \text{ain} \rightarrow \text{Wp} \rightarrow \text{aout} \]
\[ \text{ain} \rightarrow \text{Wout} \rightarrow \text{ain} \]
\[ y \leftarrow (y \times \text{Win}) + \text{ain} \]
\[ a0,...,a_{n-3},a_{n-2} \leftarrow y_{n-1} \]

Figure 7: R-stay linear systolic array of discrete Fourier transform based on equations (4) and (5).

Figure 6: R-move linear systolic array of discrete Fourier transform based on equation (4).

\[ \text{Win} \rightarrow \text{a} \rightarrow \text{yout} \]
\[ \text{yout} \leftarrow (y \times \text{Win}) + a \]
\[ \text{a0,...,a_{n-3},a_{n-2} \rightarrow y_{n-1} \rightarrow \text{a0}} \]

Figure 8: R-move linear systolic array of discrete Fourier transform based on equations (4) and (5).
Figure 9: R-stay linear systolic array of discrete Fourier transform based on equations (4) and (6).

Figure 10: R-move linear systolic array of discrete Fourier transform based on equations (4) and (6). Note that register Up is preloaded with W1 and register B is initially loaded with W1-1.

Figure 11: R-stay linear systolic array of discrete Fourier transform based on equation (7).

Figure 12: R-move linear systolic array of discrete Fourier transform based on equation (7).

Figure 13: R-stay linear systolic array of discrete Fourier transform based on equation (7) and (8).

Figure 14: R-move linear systolic array of discrete Fourier transform based on equations (7) and (8). Note that in the ith processor, register Up is preloaded with W1 and register B is initially loaded with W1-1.

Figure 15: R-stay linear systolic array of discrete Fourier transform based on equations (7) and (9). Note that in the jth processor, register Vp is preloaded with Wj and register B is initially loaded with Wj-1.

Figure 16: R-move linear systolic array of discrete Fourier transform based on equations (7) and (9).