Design and Implementation of a Microcomputer-Based User Interface Controller for Bursted Data Communications Satellite Ground Terminals

Mary Jo W. Shalkhauser
Lewis Research Center
Cleveland, Ohio

December 1988
DESIGN AND IMPLEMENTATION OF A MICROCOMPUTER-BASED USER INTERFACE CONTROLLER FOR BURSTED DATA COMMUNICATIONS SATELLITE GROUND TERMINALS

Mary Jo W. Shalkhauser
National Aeronautics and Space Administration
Lewis Research Center
Cleveland, Ohio

SUMMARY

The NASA Lewis Research Center is developing a laboratory-based satellite communications test bed for evaluation of state-of-the-art communications hardware and systems. Most of the digital components of the ground terminals are being constructed in-house at NASA Lewis. One of the ground terminal subsystems, the user interface controller, controls the connection and disconnection of all users to communication network. This paper will describe the role of the user interface controller in the ground terminal and discuss the design and implementation of the microcomputer-based subsystem.

INTRODUCTION

The Space Electronics Division of the NASA Lewis Research Center is currently developing, in hardware and software, an in-house laboratory model of a satellite communications system. This laboratory model, called the Systems Integration, Test, and Evaluation (SITE) Project, is an on-going test bed for the evaluation of state-of-the-art satellite communication components. The SITE system enables NASA to exercise and test microwave components (e.g., matrix switches, receivers, and traveling wave tube amplifiers (TWTA's)), digital components (baseband processors, ground terminals, modulators, demodulators, terrestrial interfaces), and network control algorithms in a realistic satellite system environment (ref. 1).

The laboratory model is currently configured for the Advanced Communications Technology Satellite (ACTS) Ka-band SS-TDMA architecture (fig. 1). Information and expertise gained from the SITE project has provided useful results to the Lewis ACTS Project Office. The SITE project will be used in a similar manner for future NASA satellite communication system developments.

In the SITE communication system, transmitting and receiving users are simulated by a bit-error-rate test set that consists of the data generator and data checker. Simulating a transmitting user, the data generator creates continuous, serial, pseudorandom data at a variety of rates from 1 to 200 Mbps. The data checker simulates a receiving user by performing bit-error-rate checking on the user data after it is transmitted through the satellite and received by the ground terminal. A single transmitting and receiving user is simulated by housing both a data generator and a data checker together in a single chassis. Three of these transmitting and receiving users are connected to each SITE ground terminal. A detailed discussion of the data generator and data checker designs and operation is contained in reference 2.
The experimental operation of the SITE system is provided by the experiment control and monitor (EC&M) computer. The EC&M computer creates different operating environments, including simulated range delay, satellite motion, and rain fade, for the SITE communication system and monitors the status of the system. The EC&M computer also provides intelligent control of the simulated users to create changing user traffic demands and conditions. The control of the users is provided through the EC&M interface microcomputer. A detailed discussion of user simulation and the EC&M interface microcomputer (EIM) is contained in reference 3.

The core of the current SITE model is the digital portion of the ground terminal (see fig. 1). The ground terminal receives continuous serial data from the three simulated users and compresses the data into short bursts ready for transmission with transmit first-in, first-out (FIFO) memories. Each ground terminal is given transmit and receive burst time assignments based on demand and on current network connectivity. The transmitting ground terminal inserts the users' data into assigned time slots of a TDMA frame and bursts the user data to the satellite through a serial minimum shift keying (SMSK) modulator at a high burst rate of nominally 221 Mbps. The receiving ground terminal receives data bursts from the satellite through an SMSK demodulator and routes the data to the proper receiving user. The high rate user data bursts are expanded into a slower rate continuous data stream by the ground terminal receive FIFO memories. Every SITE ground terminal supports both transmitting and a receiving users.

Network control of the communication system is provided by one of the ground terminals in the SITE system called the master control terminal (MCT). The MCT monitors all user traffic within the SITE communication system. Changes in the burst time plan for user traffic assignments within the TDMA frame must be approved by the MCT before implementation. Before a ground terminal can transmit user data, it must request a TDMA time slot from the MCT by sending order wire messages through the communication link to the MCT. Permission or denial of user time slots is sent back to the requesting ground terminal by the MCT through reference burst messages.

Within every SITE ground terminal, the user interface controller links the three simulated users to the ground terminal and controls initiation and termination of all user data transmissions. The ground terminal user interface controller is the topic of this paper.

GLOSSARY

ACK acknowledge signal
ACTS Advanced Communications Technology Satellite
CPU central processing unit
CTS clear to send signal
DAV data available signal
DM dump memory command
The ground terminal user interface controller has three major functions:

1. Monitoring the status of the three transmitting and receiving users connected to the ground terminal

2. Sending user transmission connect and disconnect requests to the ground terminal order wire processor

3. Receiving messages from the ground terminal order wire processor granting or denying transmission requests and providing the appropriate control signals to the users

The role of the SITE user interface controller in the ground terminal will be described in the following discussion of how a new user enters communication system.

The EC&M computer initiates a user transmission with a start command to the EIM (refer to fig. 2). After receipt of the EC&M message, the EIM creates a start pulse to the data generator (transmitting user). To make a transmission request to the ground terminal, the data generator activates its request-to-send (RTS) signal. The ground terminal user interface controller
continuously monitors the status of each user's RTS signal. When the user interface controller sees an active RTS signal, it sends a connect request command to the ground terminal order wire processor (a Motorola 68000-based microcomputer).

The order wire processor then creates an order wire message to the MCT requesting the connection of a new user to the system. The MCT checks the current capacity of the network to see if the new transmission can be accommodated. If there is available capacity, the MCT will notify both the source and destination ground terminals of the new connection and the corresponding transmit and receive time division, multiple access time slot assignments through reference burst messages. If there is insufficient available capacity, the MCT will notify the requesting ground terminal that the transmission request has been denied.

All reference burst messages from the MCT to each ground terminal are processed by that ground terminal's order wire processor. User related reference burst information is passed from the order wire processor through a command port to the user interface controller. When appropriate, the user interface controller creates control signals to the requesting user, reflecting the MCT's response to the transmission request.

When the MCT grants a new connection, it first attempts to connect the receiving user at the destination ground terminal to the network via a reference burst message. The destination ground terminal order wire processor then sends a receive connect command to the user interface controller, which activates a data available (DAV) signal to the appropriate data checker (receiving user). When the simulated user is ready to receive data, it responds with an acknowledge (ACK) signal to the user interface controller.

To complete the connection, the MCT sends a reference burst message to the source ground terminal. The source ground terminal order wire processor sends a connect command to the user interface controller and a clear-to-send (CTS) signal directly to the appropriate data generator (transmitting user). Then the data generator begins sending data.

HARDWARE

A block diagram of the user interface controller and all of its hardware connections is shown in figure 3. The ground terminal user interface controller is implemented using a TITN, Inc., microcomputer board model TN 6835. This microcomputer board contains a Motorola 6809 microprocessor central processing unit, 64 KB of on-board dynamic random access memory (RAM), and 128 KB of on-board erasable programmable read-only memory (EPROM). Two RS-232 serial ports and 48 lines of parallel input and output (I/O) are also contained on the microcomputer board (ref. 4). The TN 6835 board is highly user configurable for flexibility, and contains a Multibus I connector for expandibility.

Two Multibus I Intel SBC-519 I/O expansion boards are also part of the user interface controller design. Each SBC-519 board contains three, 24-bit parallel I/O ports. Data direction of each port is configurable for several combinations of input and output lines. The Motorola 6809 microcomputer board and the two I/O expansion boards are all mounted in a powered Multibus chassis.
The ground terminal user interface controller connects to each data generator and data checker associated with the ground terminal, the EC&M interface microcomputer, and other subsystems within the ground terminal. A block diagram of the user interface controller and all of its hardware connections is shown in figure 3. All interface connections are provided through the microcomputer on-board parallel I/O ports and the Intel SBC-519 I/O expansion boards. Each parallel I/O port is divided into 8-bit groups and assigned an individual memory address. Input operations are performed in software by loading the value from the assigned memory address (e.g., LDA OF902H), and output operations are performed by storing a value to the assigned memory address (e.g., STA OF902H). The configuration of all the I/O ports is listed in table I.

Communication between the user interface controller and the order wire processor is performed through one of the I/O ports on an Intel SBC-519 board. This port is configured for strobed I/O mode (ref. 5) and is connected through a 50-pin ribbon cable to a similar I/O port on the order wire processor. Commands (shown in table II) are passed between the two microcomputers through this port, one 8-bit byte at a time. The 24-bits of I/O of this port are divided into 8 bits for command input, 8 bits for command output, and 8 lines for handshaking and control of strobed data transfer. A photograph of the user interface controller hardware is shown in figure 4.

### TABLE I. USER INTERFACE CONTROLLER INOUT-OUTPUT PORT CONFIGURATION

<table>
<thead>
<tr>
<th>Board</th>
<th>Port</th>
<th>Group</th>
<th>Address (hex)</th>
<th>Signal</th>
<th>Direction</th>
<th>Connection</th>
</tr>
</thead>
<tbody>
<tr>
<td>TN 6835</td>
<td>1</td>
<td>A</td>
<td>FB00</td>
<td>Rate, type</td>
<td>Input</td>
<td>EC&amp;M interface microcomputer</td>
</tr>
<tr>
<td></td>
<td></td>
<td>B</td>
<td>FB01</td>
<td>Destination</td>
<td>Input</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>C</td>
<td>FB02</td>
<td>Destination</td>
<td>Input</td>
<td></td>
</tr>
<tr>
<td>SBC-519</td>
<td>1</td>
<td>B</td>
<td>F901</td>
<td>RTS</td>
<td>Input</td>
<td>Transmitting users</td>
</tr>
<tr>
<td>board 1</td>
<td></td>
<td>C</td>
<td>F902</td>
<td>RXD</td>
<td>Output</td>
<td>Transmitting users</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>A</td>
<td>F904</td>
<td>DAV</td>
<td>Output</td>
<td>Receiving users</td>
</tr>
<tr>
<td></td>
<td></td>
<td>B</td>
<td>F905</td>
<td>ACK</td>
<td>Input</td>
<td>Receiving users</td>
</tr>
<tr>
<td></td>
<td></td>
<td>C</td>
<td>F906</td>
<td>DAV</td>
<td>Output</td>
<td>Ground terminal</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>A</td>
<td>F908</td>
<td>R1RATE</td>
<td>Output</td>
<td>Receive clock source board</td>
</tr>
<tr>
<td></td>
<td></td>
<td>B</td>
<td>F909</td>
<td>R2RATE</td>
<td>Output</td>
<td>Receive clock source board</td>
</tr>
<tr>
<td></td>
<td></td>
<td>C</td>
<td>F90A</td>
<td>R3RATE</td>
<td>Output</td>
<td>Receive clock source board</td>
</tr>
<tr>
<td>SBC-519</td>
<td>1</td>
<td>A</td>
<td>F910</td>
<td>FIFO set point 1</td>
<td>Output</td>
<td>Transmit FIFO memory</td>
</tr>
<tr>
<td>board 2</td>
<td></td>
<td>B</td>
<td>F911</td>
<td>FIFO set point 2</td>
<td>Output</td>
<td>Transmit FIFO memory</td>
</tr>
<tr>
<td></td>
<td></td>
<td>C</td>
<td>F912</td>
<td>FIFO set point 3</td>
<td>Output</td>
<td>Transmit FIFO memory</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>A</td>
<td>F914</td>
<td>FIFO set point 1</td>
<td>Output</td>
<td>Receive FIFO memory</td>
</tr>
<tr>
<td></td>
<td></td>
<td>B</td>
<td>F915</td>
<td>FIFO set point 2</td>
<td>Output</td>
<td>Receive FIFO memory</td>
</tr>
<tr>
<td></td>
<td></td>
<td>C</td>
<td>F916</td>
<td>FIFO set point 3</td>
<td>Output</td>
<td>Receive FIFO memory</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>A</td>
<td>F918</td>
<td>Command input</td>
<td>Input</td>
<td>Order wire processor</td>
</tr>
<tr>
<td></td>
<td></td>
<td>B</td>
<td>F919</td>
<td>Command output</td>
<td>Output</td>
<td>Order wire processor</td>
</tr>
<tr>
<td></td>
<td></td>
<td>C</td>
<td>F91A</td>
<td>Control</td>
<td>In/Out</td>
<td>Order wire processor</td>
</tr>
</tbody>
</table>
### TABLE II. - COMMANDS BETWEEN THE USER INTERFACE CONTROLLER AND THE ORDER WIRE PROCESSOR

(a) Commands to user interface controller

<table>
<thead>
<tr>
<th>Type of command</th>
<th>Command</th>
</tr>
</thead>
<tbody>
<tr>
<td>Connect</td>
<td>1Z XX YY YY</td>
</tr>
<tr>
<td></td>
<td>Burst length</td>
</tr>
<tr>
<td></td>
<td>Source-destination FIFO memory address</td>
</tr>
<tr>
<td></td>
<td>0 = asynchronous transmit</td>
</tr>
<tr>
<td></td>
<td>1 = asynchronous receive</td>
</tr>
<tr>
<td></td>
<td>2 = asynchronous duplex</td>
</tr>
<tr>
<td></td>
<td>8 = synchronous transmit</td>
</tr>
<tr>
<td></td>
<td>9 = synchronous receive</td>
</tr>
<tr>
<td></td>
<td>A = synchronous duplex</td>
</tr>
<tr>
<td>Connect denied</td>
<td>3X</td>
</tr>
<tr>
<td></td>
<td>User FIFO memory address</td>
</tr>
<tr>
<td>Disconnect</td>
<td>4X YY</td>
</tr>
<tr>
<td></td>
<td>User FIFO memory address</td>
</tr>
<tr>
<td></td>
<td>0 = transmit burst deletion</td>
</tr>
<tr>
<td></td>
<td>1 = receive burst deletion</td>
</tr>
<tr>
<td></td>
<td>2 = duplex burst deletion</td>
</tr>
<tr>
<td>Echo response</td>
<td>5X YY YY</td>
</tr>
<tr>
<td></td>
<td>Echo data</td>
</tr>
<tr>
<td>Echo request</td>
<td>6X YY YY</td>
</tr>
<tr>
<td></td>
<td>Data to be echoed</td>
</tr>
</tbody>
</table>

(b) Commands to order wire processor

<table>
<thead>
<tr>
<th>Type of command</th>
<th>Command</th>
</tr>
</thead>
<tbody>
<tr>
<td>Connect</td>
<td>1Z XX YY LL LL</td>
</tr>
<tr>
<td></td>
<td>Burst length</td>
</tr>
<tr>
<td></td>
<td>Destination FIFO memory address</td>
</tr>
<tr>
<td></td>
<td>Destination ground terminal</td>
</tr>
<tr>
<td></td>
<td>0 = asynchronous transmit</td>
</tr>
<tr>
<td></td>
<td>1 = asynchronous receive</td>
</tr>
<tr>
<td></td>
<td>8 = synchronous transmit</td>
</tr>
<tr>
<td></td>
<td>9 = synchronous receive</td>
</tr>
<tr>
<td>Echo request</td>
<td>5X YY YY</td>
</tr>
<tr>
<td></td>
<td>Data to be echoed</td>
</tr>
<tr>
<td>Echo response</td>
<td>6X YY YY</td>
</tr>
<tr>
<td></td>
<td>Echo data</td>
</tr>
</tbody>
</table>

### SOFTWARE

The ground terminal user interface controller was written and developed in Motorola 6809 assembly language. The compiled machine code is programmed and stored in EPROM on the 6809 microcomputer board. The software is divided into three modules: (1) a user status polling loop, which monitors the status of all transmitting and receiving users connected to the ground terminal to determine if a user wants to start or stop data transmission, (2) a command processor, which inputs and executes commands from the order wire processor, and (3) a monitor program, which allows an engineer to interact with the user interface controller software for trouble-shooting purposes.

When the microcomputer chassis is powered-up, a power-on-reset circuit on the microcomputer board creates a restart interrupt to begin program execution. A reset push-button switch on the front of the Multibus chassis also creates the restart interrupt. The program begins with an initialization sequence followed by the user polling routine. The program remains in the user polling
routine loop until an interrupt occurs. Two actions can cause an interrupt: a command sent to the user interface controller from the order wire processor and a keyboard input to the monitor program. The order wire processor commands are assigned to the highest priority interrupt, so that they will be processed quickly. Only the nonmaskable restart interrupt has priority over the order wire processor commands.

User Status Polling Module

The polling routine (fig. 5) is a program loop which checks the transmission status of each user starting with the three transmitting users in order from user 1 to user 3, followed by the receiving users, and then back to the transmitting users. Separate transmit and receive status flags are maintained for each user and are updated as the status changes.

Transmitting users. – The status polling routine first checks the transmit status flag to see if the user was transmitting data at the last status check. If not, the program tests the RTS signal to see if the user wishes to begin a new data transmission. If the RTS is active, the program jumps to a subroutine to process the user's transmission request. If the RTS is not active, then the user interface controller takes no action.

The order and timing of the events that occur when connecting a new user data transmission to the communication network is shown in figure 6. Once a user requests a new transmission, the user interface controller begins to gather information about the request from the user. The program reads a parallel port on the microcomputer board to acquire the data rate, data type, and destination user number from the EC&M interface microcomputer (EIM). The data rate is represented by a 4-bit code. Table III shows the 16 available data rates for each simulated user and the data rate code assigned to each rate.

### TABLE III. – USER DATA RATES

<table>
<thead>
<tr>
<th>Data rate code (hex)</th>
<th>Rate, MHz</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Asynchronous</td>
<td>Synchronous</td>
</tr>
<tr>
<td>0</td>
<td>1.25</td>
<td>1.3824</td>
</tr>
<tr>
<td>1</td>
<td>1.544</td>
<td>----------------</td>
</tr>
<tr>
<td>2</td>
<td>5.0</td>
<td>5.5296</td>
</tr>
<tr>
<td>3</td>
<td>12.5</td>
<td>13.824</td>
</tr>
<tr>
<td>4</td>
<td>25.0</td>
<td>27.648</td>
</tr>
<tr>
<td>5</td>
<td>42.95</td>
<td>44.736</td>
</tr>
<tr>
<td>6</td>
<td>100.0</td>
<td>110.592</td>
</tr>
<tr>
<td>7</td>
<td>200.0</td>
<td>221.184</td>
</tr>
<tr>
<td>A</td>
<td>255.0</td>
<td>255.296</td>
</tr>
<tr>
<td>B</td>
<td>50.0</td>
<td>55.296</td>
</tr>
<tr>
<td>C</td>
<td>100.0</td>
<td>110.592</td>
</tr>
<tr>
<td>D</td>
<td>200.0</td>
<td>221.184</td>
</tr>
<tr>
<td>E</td>
<td>255.0</td>
<td>255.296</td>
</tr>
<tr>
<td>F</td>
<td>500.0</td>
<td>555.296</td>
</tr>
</tbody>
</table>

*aChanges from asynchronous to synchronous require a manual oscillator change.

*bNot applicable.
The data type can be either simplex or duplex and is represented by a 4-bit code. The definitions of these codes are shown in table IV. A synchronous simplex or duplex data type is used when the user's continuous data clock rate is an integer multiple of the ground terminal's burst clock of 221.184 MHz. When the user and ground terminal clocks are synchronous, the user's burst length will be the same every frame. An asynchronous data type is used when the user's data rate is not an integer multiple of ground terminal's burst clock, and the number of user data bits in the burst will vary from frame-to-frame (ref 6). An asynchronous data transmission requires a 64-bit word in every burst to indicate the length of the data portion of the burst.

Although the user interface controller can accommodate duplex transmission requests, the remainder of the ground terminal subsystems cannot, as currently configured. An artificial duplex transmission can, however, presently be created with two simultaneous simplex transmissions between two users. Duplex transmissions will not be discussed further in this paper.

The data destination is a 16-bit code word in which each position where a bit is set represents a desired destination user. As shown in figure 7, each bit represents a different destination ground terminal and user. Presently, up to 16 users distributed across 5 terminals can be addressed. This format allows for single or multiple receiving users (broadcast mode), although the current implementation of the ground terminal allows for only single user destinations.

From the data rate code the user interface controller calculates the required burst length for the new user transmission and determines if there is enough local modulator capacity to accommodate the new user. Local modulator capacity is determined by subtracting all the active transmitting users' data rates from the total available capacity. The combined data rates of the users connected to a single ground terminal cannot exceed 200 Mbps. If the available local modulator capacity cannot accommodate the new transmission, the user interface controller will respond with a local request denied (RQD) to the requesting user and then return to the status polling routine.

If the local modulator capacity can accommodate the new transmission, the user interface controller derives the destination ground terminal address and user number from the destination code. Then a set point for control of the transmit FIFO is calculated from the data rate and output to the ground terminal. Next, the connection request command (see table II) is formed for subsequent transmission to the order wire processor. One byte of the connection request command is transferred over the strobed I/O port to the order wire processor. The microcomputer waits for the byte to be accepted by the order wire processor before the next byte is transferred. When all bytes of the command

<table>
<thead>
<tr>
<th>Code</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Asynchronous simplex</td>
</tr>
<tr>
<td>1</td>
<td>Asynchronous duplex</td>
</tr>
<tr>
<td>8</td>
<td>Synchronous simplex</td>
</tr>
<tr>
<td>9</td>
<td>Synchronous duplex</td>
</tr>
</tbody>
</table>
have been transferred and accepted, the program returns to the user status polling routine. A flow chart of the new transmission subroutine is contained in figure 8.

The order wire processor receives the connection request command from the user interface controller and transmits a corresponding order wire message to the MCT, through the communication link, requesting a frame allocation to accommodate the new user transmission request. If the MCT determines that there is sufficient system capacity to accommodate the request, it sends a reference burst message to the destination ground terminal to connect the receiving user to the system before it connects the transmitting user. At the destination terminal, the order wire processor transmits a receive connect command (see table II) to the destination ground terminal user interface controller through the command port. The user interface controller is interrupted by the command from the order wire processor, causing the program to jump from the status polling routine to a command input routine. The user interface controller then inputs and decodes the command. A flow chart of the receive transmission connect subroutine is shown in figure 9. First, the program calculates the data rate and the FIFO set point from the burst length and outputs them through parallel I/O ports to other ground terminal subsystems. Then, the user interface controller gives a DAV signal to the appropriate receiving user, waits for the user to acknowledge (ACK signal), and returns to the status polling routine.

To complete the new transmission connection, the MCT approves new data transmission by sending a reference burst message to the source ground terminal. The order wire processor in the source ground terminal then sends a transmit connect command to the user interface controller and a CTS signal to the appropriate transmitting user. The user interface controller exits the status polling routine to input and process the connect command. The status flags are updated, and the program returns to the status polling routine.

When a transmit status flag shows that the user was transmitting as of the last status check, the user interface controller reads the RTS signal from the user to see if the user is still transmitting. If the RTS signal is still active, the user is still transmitting, and no action is required. If the RTS is inactive, then the user has stopped transmitting, and the user interface controller must disconnect that user from the communication system. At this point, the program jumps to a subroutine to disconnect the user.

A user disconnection is processed by first updating the status flags and then clearing the burst length variable. A disconnect command is identical to a connection request command with a burst length equal to zero. The command is formed and transmitted to the order wire processor, and the program then returns to the status polling routine.

The order wire processor notifies MCT of the disconnect request through order wire communications. The MCT then notifies the destination ground terminal of the user disconnect via a reference burst. The destination terminal's order wire processor transmits a disconnect command (see table II) to the user interface controller. The user interface controller is interrupted by the command from the order wire processor, causing the program to jump from the status polling routine to a command input routine where the disconnect command is input and decoded. If a correct disconnect command is received from the order wire processor, then the user interface controller removes the DAV signal to the receiving user. The receiving user removes the ACK signal in response.
Receiving Users. - After all three transmitting users requests are serviced, the status of the three receiving users is checked. The user interface controller first tests the receive status flag to see if the user was receiving data at the last status check. If the user was not previously receiving, no action is taken, and the status of the next receiving user is tested. If the receiving user was previously receiving, the ACK signal is tested. If the ACK signal is still active, the user is still receiving data, and no action is taken. If the ACK signal is inactive, the user has stopped receiving data, and the transmission must be removed from the communication network. The destination terminal user interface controller forms and sends a receive disconnect command to its order wire processor. As with a transmit disconnect, the receive disconnect is a connect request command with a zero burst length.

After obtaining a receiving user disconnect command from the user interface controller, the destination terminal order wire processor notifies MCT of the disconnect with an order wire message. The MCT sends a reference burst message to the source ground terminal notifying it of the receiving user's disconnection. In response, the source ground terminal order wire processor gives a disconnect command to the source user interface controller for the appropriate transmitting user.

As before, the command from the order wire processor causes an interrupt in the user interface controller. The user interface controller jumps from the status polling routine to input and decode the command. If a correct disconnect command is received, the user interface controller updates the status flags. Then the ground terminal removes the CTS signal to the transmitting user. The user responds by stopping transmission and removing the RTS signal.

Command Processor Module

The command processor module inputs and executes commands from the order wire processor. The first byte of a command sent to the user interface controller from the order wire processor causes an interrupt. The program will pause current execution to service the interrupt through the command processor routine (see fig. 10).

Commands received from the order wire processor are input one byte at a time. From the first byte, the total number of bytes in the command can be determined. A look-up table is used to derive the command length from the first byte. All bytes in the command are then input and stored in a command buffer.

When the whole command is received, it is processed to determine if it is a valid command (see table II). If it is valid, the command is executed. If it not valid, an error message is printed on a monitor terminal, and the command is ignored. The execution of the commands from the order wire processor is described in the sections "User Status Polling Module" and "Monitor Module."

Monitor Module

The monitor routine and keyboard enables an engineer to interact with the user interface controller software during execution. An ASCII terminal is connected to the microcomputer through one of the RS-232 serial communication
ports of the microcomputer board. Any character entered on the monitor keyboard causes an interrupt, and the program jumps out of the status polling routine and into the monitor routine. However, because the command processor module has a higher priority interrupt than the monitor module, any command processor module will finish before the monitor interrupt is serviced.

Through the monitor terminal, the engineer can read the contents of the programmable read only memory (PROM) and the random access memory (RAM) with a display memory (DM) command, read and change the contents of RAM with a set memory (SM) command, execute user interface controller software with a GO command, and send commands to the order wire processor with a SEND (S68000) command. The monitor commands and their formats are shown in table V. A flow chart of the keyboard command software is shown in figure 11.

The command interface between the user interface controller and the order wire processor can be functionally tested through the monitor program. An ECHO command containing two bytes of data can be sent manually to the order wire processor. The exact two bytes of data are sent back to the user interface controller in an echo response command from the order wire processor. The data received in the echo response command is displayed on the terminal for comparison with the transmitted data in the first echo command.

The monitor also displays error messages for trouble-shooting purposes. Error messages are displayed because of improper commands typed on the monitor terminal, invalid commands received from the order wire processor, invalid changes in control signals from users, and invalid user information from a transmitting user.

**STATUS**

The user interface controller subsystem is complete and has been successfully integrated and tested with the SITE ground terminal. Three units have been constructed and integrated: two in SITE ground terminals and one in a high-burst-rate link evaluation terminal for the ACTS project. The user interface controller software allows for future expansion, including duplex and broadcast mode data transmissions.

**TABLE V.- MONITOR COMMANDS**

<table>
<thead>
<tr>
<th>Command</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>S68000 XX XX XX XX</td>
<td>Send command XX XX XX XX to order wire processor</td>
</tr>
<tr>
<td>SM XXXX</td>
<td>Display and update data at memory location XXXX</td>
</tr>
<tr>
<td>DM XXXX YYYY</td>
<td>Dump memory contents from address XXXX to address YYYY</td>
</tr>
<tr>
<td>GO XXXX</td>
<td>Execute the program code starting at address XXXX</td>
</tr>
</tbody>
</table>
CONCLUDING REMARKS

The System Integration, Test, and Evaluation (SITE) Project of the NASA Lewis Research Center is currently constructing a laboratory model of a Ka-band satellite-switched time-division multiple-access (SS-TDMA) satellite system. The model's ground terminal contains a subsystem called the user interface controller. Realistic transmitting and receiving users of the communication system are simulated with a bit-error-rate test set called the data generator and data checker. The ground terminal user interface controller regulates the simulated users' requests for data transmission connections and disconnections.

The user interface controller monitors the status of the three transmitting and three receiving users connected to the ground terminal. If a user wishes to begin or end a data transmission, a status change is detected. Through the ground terminal order wire processor, the user interface controller must obtain permission for all changes in user traffic from one special ground terminal in the SITE system called the master control terminal (MCT). The user interface controller requests user traffic changes through a command port to the order wire processor. The order wire processor communicates to the MCT with order wire (to MCT) and reference burst (from MCT) messages through the communication link. The MCT's response to the order wire processor is transmitted back to the user interface controller through the command port. The user interface controller then creates the appropriate control signals to the transmitting and receiving users.

The user interface controller is implemented using a Motorola 6809-based microcomputer. A multibus connector on the microcomputer board allows easy input and output expansion. The software was written and developed in 6809 assembly language, and was compiled and stored in on-board erasable programmable read-only memory. The software was written in three modules: (1) the user status polling module, which monitors user output signals for requests for connections or disconnections, (2) the command processor module, which receives and performs commands from the order wire processor, and (3) the monitor module, which enables an engineer to interact with the user interface controller software, while it is executing, for trouble-shooting.

Presently, three user interface controller subsystems have been constructed and successfully integrated in SS-TDMA ground terminals.

REFERENCES

Experiment control and monitor computer

Data generators

EC&M interface microcomputer

Transmit FIFO memory

User interface controller

Order wire processor

Receive FIFO memory

Data and clock FIFO 1-4-1

Transmit memories

Demodulator

Modulator

Ground terminal

Figure 1. - SITE Project communication system configuration.

Figure 2. - SITE ground terminal operational block diagram (shows only one data generator and checker simulated user).
Figure 3. - User interface controller block diagram.

Figure 4. - User interface controller.
Figure 5. - User polling routine flow chart.
Figure 6. - Timing of events for a user request for a new data transmission.
Examples:

0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0

Destination user = user 3 on ground terminal 3

0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0

Destination user = user 3, ground terminal 2 and
user 2, ground terminal 1

Figure 7. - Destination user code word definition.
Figure 8. - New transmission subroutine flow chart.
Calculate data rate from burst length

Calculate FIFO memory set point

Output FIFO memory set point

Output DAV signal to destination user

Wait for ACK signal

Return from subroutine

Figure 9. - Receive-side transmission connect subroutine flow chart.

Start

Input first byte

Point to beginning of command buffer

Determine command length from 4 most significant bits of 1st byte

Store in the command buffer

Is complete command input?

Yes

No

Decode command

Execute command

Return from interrupt

Increment pointer to command buffer

Read command port status word

Is another command byte available?

Yes

Input command byte

Store new byte in command buffer

Figure 10. - Command processor subroutine flow chart.
Figure 11. - Monitor module keyboard interrupt flow chart.
The NASA Lewis Research Center is developing a laboratory-based satellite communications test bed for evaluation of state-of-the-art communications hardware and systems. Most of the digital components of the ground terminals are being constructed in-house at NASA Lewis. One of the ground terminal subsystems, the user interface controller, controls the connection and disconnection of all users to communication network. This paper will describe the role of the user interface controller in the ground terminal and discuss the design and implementation of the microcomputer-based subsystem.