On Testing VLSI Chips for the Big Viterbi Decoder

I. S. Hsu
Communications Systems Research Section

A general technique that can be used in testing very large scale integrated (VLSI) chips for the Big Viterbi Decoder (BVD) system is described in this article. The test technique is divided into functional testing and fault-coverage testing. The purpose of functional testing is to verify that the design works functionally. Functional test vectors are converted from outputs of software simulations which simulate the BVD functionally. Fault-coverage testing is used to detect and, in some cases, to locate faulty components caused by bad fabrication. This type of testing is useful in screening out bad chips. Finally, "design for testability," which is included in the BVD VLSI chip design, is described in considerable detail in this article. Both the observability and controllability of a VLSI chip are greatly enhanced by including the design for testability feature.

I. Introduction

A concatenated system which uses a (255,223) Reed-Solomon outer code and a (7,1/2) Viterbi-decoded convolutional inner code has been recommended by the Consultative Committee for Space Data Systems (CCSDS) [1] as a standard channel-coding scheme for the future DSN. This concatenated scheme will provide an additional 2 dB in coding gain at a bit error rate (BER) of 10^-5 over a Viterbi-decoded-only channel [2]. However, there is a need for even greater coding gain in future missions such as Galileo. A recent JPL Research and Technology Objectives and Plans (RTOP) activity showed that an additional 2 dB coding gain over the concatenated coding channel recommended by CCSDS can be achieved by concatenating a (1023,959) Reed-Solomon code with a (15,1/6) Viterbi-decoded convolutional code [3].

A VLSI-based BVD for convolutional codes is described in [4]. It will be able to decode convolutional codes with constraint length \( K \) from 1 to 15 and code rate varying from 1/2 to 1/6. The difficulty in building the BVD is the large number of states in the Viterbi decoding algorithm [5], which grow exponentially with \( K \). For example, there are \( 2^{14} \) states in a (15,1/6) Viterbi decoder. These \( 2^{14} \) states can be configured as \( 2^{13} \) butterflies, each butterfly consisting of two states. Each state performs add, compare, and select operations [4] with an operation speed of 1 Mbit/sec. Implementing such a large number of butterflies in silicon with current technology is an extremely difficult task.

Bit-serial arithmetic is used in the BVD [4] to simplify the complexity caused by the large number of states. It is shown in [3] that the \( 2^{13} \) butterflies in the (15,1/6) Viterbi decoder can be implemented with 512 identical VLSI chips using 1.5-\( \mu \)m complementary-metal-oxide-semiconductor (CMOS) technology. Each chip contains 16 butterflies. It is estimated that each chip will contain about 20,000 gates where a gate corresponds to a standard two-input CMOS NotAnd (NAND) gate which contains four transistors. Because of the large
number of gates, the implementation of this chip must be carefully planned and should include a comprehensive testing strategy.

Testing of VLSI chips can be divided into functional testing and fault-coverage testing. Functional testing verifies that the VLSI design functions as expected. The fault-coverage test is used to detect and, in some cases, to locate faulty components on a fabricated VLSI chip. Diagnostic procedures are carried out to determine if the faulty components are caused by bad fabrication or design errors. The detected errors can be corrected in a subsequent fabrication run if a design problem is found.

This article describes a testing technique that will be used in developing the BVD VLSI chip. A tutorial on fault simulation and design for testability is also provided. In Section II, the planned functional testing procedure for the (15,1/6) VLSI-based Viterbi decoder is described. Section III describes techniques that can be used for fault-coverage testing. Several techniques to increase design for testability of a VLSI chip are illustrated in Section IV in considerable detail. The technique used to enhance design for testability of the BVD VLSI chips is described in Section V. Finally, some concluding remarks are made in Section VI.

II. Functional Testing of VLSI Chips

The Big Viterbi Decoder system utilizes bit-serial arithmetic to reduce the complexity as well as increase operational speed of the VLSI chip [4]. In order to implement the $2^{13}$ butterflies in the BVD system with current 1.5-μm CMOS technology, 512 identical VLSI chips are required. Each VLSI chip contains 16 butterflies; each butterfly contains two states. Figure 1 shows the functional diagram of the BVD and Fig. 2 depicts a block diagram of a butterfly. Figure 3 shows a logic diagram of the metric computation unit in a butterfly.

A software simulator has been written to mimic the operation of the bit-serial BVD hardware [6]. The outputs of the software simulator are converted into functional test vectors for the BVD VLSI chips. The following example illustrates the procedure of generating the functional test vectors. In Fig. 4, which depicts a sample software simulator output, $r_i$ (received messages) are represented in octal numbers. Thus, $r_i$ equals 227 in octal and 10010111 in binary representation. Also in Fig. 4, "label" denotes the identification of a butterfly [6], $p$ and $q$ represent the branch metrics computed from the corresponding received messages $r_i$. $x$ is the sum of magnitudes of the received symbols, $m_{10}$, $m_{01}$ are the old accumulated metrics, and $m'_{10}$, $m'_{01}$ are the new accumulated metrics of the two states in the butterfly. Based on the outputs of the software simulator, functional test vectors for the metric computation unit are generated. These functional test vectors are manually entered into the VAX computer using a program called "Logic," developed at JPL. The output files generated by "Logic" are in "rsim" format which is widely used to represent logic vectors in university-based VLSI CAD systems. Both the system hardware and VLSI designs of the BVD are performed with the Valid workstation [7]. A translator called "RSIM2VAL," also developed at JPL, is used to convert the output of "Logic" to a format that is acceptable to the Valid logic simulator.

A hierarchical approach [8] is used in designing BVD chips. For example, after full logic simulation of the branch metric computation unit (Fig. 3), functional test vectors are generated for testing combined blocks such as the branch metric and add/compare/select blocks depicted in Fig. 3. This process continues until functional testing of the entire chip is achieved.

After the VLSI chip layout passes logic simulations, circuit simulations, and design rule checking, it is ready to be shipped to the foundry for further checking procedures. For the BVD design, the foundry will perform fault simulation and some other check procedures to ensure that the VLSI chip design is error free. After the VLSI chip layout passes all the checking procedures by the foundry, it is ready for fabrication.

III. Techniques for Fault-Coverage Test of VLSI Chips

CMOS has been chosen as the fabrication technology for the VLSI chips in the BVD. Recently CMOS has been widely used because of its low power consumption, high density, high performance, and mature fabrication technology. The faults that most frequently occur in a CMOS circuit can be categorized into the following types:

(1) stuck-at-1 fault
(2) stuck-at-0 fault
(3) stuck-open fault
(4) stuck-short fault

---

The stuck-at-1 fault refers to a specific node in the chip that is always stuck at logic level 1 regardless of the input conditions. The stuck-at-0 fault, on the contrary, means that the node is always at logic level 0. The stuck-open fault indicates that a driving transistor is always open in spite of the change of the input voltage applied to it. This fault may be caused by an oxide-layer imperfection created during fabrication or a faulty gate contact [9]. The stuck-short fault is the opposite effect. The transistor is always shorted regardless of the input voltage applied to the transistor. This fault is either due to pin holes created in the oxide layer during fabrication or the "punch-through" effect caused by excessive voltage applied to the drain terminal of the transistor [9]. Both the stuck-open and stuck-short faults are difficult to model and simulate because time-delay effects are introduced by these faults. A combinational circuit is changed into a sequential circuit by the time-delay effect. There is no good method developed so far to simulate sequential circuits for fault-coverage. Fortunately, most of the stuck-open and stuck-short faults are covered by the stuck-at-1 and stuck-at-0 faults [10]. Therefore, the stuck-open and stuck-short fault models are not mandatory. It has been reported that only 0.1 percent to 0.3 percent of the VLSI chips might have an undetected defect after passing test screens based on stuck-at fault only analysis [10].

Most of the existing VLSI fault-simulation programs deal with gate-level design. The fault simulation procedure can be divided into the following steps:

(1) Fault collapsing
(2) Test vector generation
(3) Fault simulation

After the logic schematic of a VLSI circuit is entered into the computer system, the fault simulator will perform fault collapsing. Given a combinational circuit, fault collapsing provides a number of fault classes. Each class consists of two fault sets: an equivalent set and a dominating set. Any test vector that can detect any one fault in an equivalent set will be able to detect all other faults in the same set. Any test vector that detects a fault in the equivalent set will also detect all the faults in the corresponding dominating set. However, it is not true that any test vectors that detect a fault in the dominating set will detect all the faults in the corresponding equivalent set.

For example, suppose there are $N$ faults in a specific equivalent set and there are $M$ faults in its corresponding dominant set. A test vector that detects a fault in the equivalent set will be able to detect all the other $N - 1$ faults in the same set. The $M$ faults in the dominant set will also be detected by this particular test vector. Therefore, a test vector in the equivalent set can detect $N + M$ faults by the fault-collapsing technique. It requires $N + M$ test vectors to test these $N + M$ faults without fault collapsing. Hence, the number of test vectors required for fault simulating a VLSI circuit is reduced substantially by performing fault collapsing.

Test vector generation provides test vectors for a given detectable fault based on a given logic design. Several software programs are available for generating test vectors, such as the program "PODEM" written at the University of Nebraska, Lincoln [11]. The resulting test vectors are then applied to the circuit for fault simulation. The purpose of running fault simulation is to identify all detectable faults by a given test vector. The errors at the outputs of the circuit caused by a specific circuit fault with the applied input test vectors are obtained after fault simulation. By this means, a faulty transistor or connection is easily detected and in some cases located.

The output from fault simulation is fault-coverage percentage. Fault-coverage percentage is defined as the number of faults tested divided by the total number of possible faults. Usually, it is extremely difficult to achieve 100 percent fault coverage in a VLSI circuit, i.e., to detect all the possible faults. If there are undetectable faults, the designer can modify the logic design to reduce logic redundancy. Logic redundancy is the primary reason for not being able to achieve 100 percent fault coverage. Typically, it takes a long time to modify the logic design of a VLSI circuit to reduce logic redundancy. Consequently, a 98 percent fault coverage is normally acceptable for most VLSI designs [12].

IV. Design for Testability

Due to recent advancements in VLSI technology, a VLSI chip can contain hundreds of thousands of transistors. The testing of such VLSI chips has become unmanageable with conventional testing schemes, and design for testability has gained increasing importance. The purpose of design for testability is to achieve 100 percent of "observability" and "controllability" of a VLSI circuit. Observability means that a given node in the circuit is observable from the outside environment. Controllability means that a given node in the circuit is controllable from the outside environment. Design for testability techniques are divided into two categories: the ad hoc approach and the structured approach. Ad hoc techniques solve a problem for a specific design but are not applicable to all designs. Structured techniques are applicable in general but certain design rules are required by which a design is implemented. In the following, general techniques for design for testability are briefly reviewed. For a more detailed description, see [15].
A. Ad Hoc Approaches

The ad hoc approach is further subdivided into the following categories [13]:

1. Partitioning
2. Adding extra pins
3. Signature analysis

The partitioning method is part of what is called the “divide and conquer” scheme. The complexity of test pattern generation and fault simulation is proportional to the number of logic gates to the third power. Therefore, it is advantageous to partition a large circuit into several smaller subcircuits and test each individual subcircuit. Figure 5 depicts a block diagram using the degating technique, which achieves circuit partition through enabling or disabling some parts of the circuit.

Adding extra pins is identical to adding test points on a VLSI chip. An extra pin can be either a primary input to enhance controllability, or a primary output to enhance the observability of the circuit. This technique is useful for small circuits only. For large circuits, the number of critical points to observe and control is large. Therefore, it is impractical to add pins to all these points due to the pin limitation.

Signature analysis relies heavily on sufficient planning in the design stage. An important part of signature analysis is a linear shift register. The outputs of these shift registers are XOR-ed to form a main output. An output taken from a node in the circuit is XOR-ed with the main output from the linear-feedback shift registers as depicted in Fig. 6. The linear-feedback shift register is initialized to the same starting place every time, and the clock sequence is a fixed number so that the test can be repeated. The circuit must also have some initialization, so that its response will be repeated as well. After steady state is achieved, the elements stored in the linear-feedback shift register are output for analysis. These elements form the signature for a “good” circuit. Thus, the result of signature analysis is simply go/no-go for the output at that particular node.

B. Structured Approaches

The structured design for testability concept is that if values in memory elements can be controlled and observed, then the test generation and fault simulation can be reduced to that of combinational circuits. The testing of combinational circuits is much easier than that of a sequential circuit and has been well developed. The structured approaches to the design for testability can be categorized into the following:

1. Level-sensitive scan design (LSSD) [14]
2. Scan-path design [15]
3. Scan/set logic [16]
4. Random-access scan [17]
5. Self-testing and built-in testing [18, 19]

The LSSD scheme was proposed by Eichelberger et al., 1977. Some design constraints are imposed at the design stage. The LSSD design rules essentially combine two concepts that are almost independent. The first is to make the design independent of rise time, fall time, or minimum delay of the individual circuit. The only dependence is that the total delay through a number of levels must be less than some given value. This is called the level-sensitive (LS) design. The second concept is to design all the internal storage elements (other than memory arrays) so that they can also operate as shift registers. This is called the scan design (SD). The key to the LSSD design is the structure of the shift-register latch which makes the design insensitive to the outside environment. Figure 7 shows the logic diagram for a one-bit shift-register latch. In the testing mode, the shift-register latches are connected as a string. Test responses can be shifted out through the string of registers. The negative aspects of LSSD are:

1. The latches are two to three times more complex than a conventional latch.
2. Additional pins are required to control the shift register operation.
3. External asynchronous input signals must not change more than once every clock cycle.
4. All timing within the subsystem is controlled by externally generated clock signals.

The scan-path scheme is used in the design of BVD chips. It is explained in detail in Section V.

The scan/set scheme is similar to the LSSD and scan-path techniques. The basic difference is that the scan/set technique has shift registers, as in LSSD and scan-path, but these shift registers are not in the data path. Figure 8 illustrates the scan/set logic. A shift register is used both to shift in signals and shift out data. In the set function stage, signals are loaded into the shift register. These signals are fed into the system latches. The set function can also be used to control different paths to simplify the testing function. The contents of system latches can be loaded into the shift register in one clock cycle and shifted out serially. One advantage of using the scan/set technique is that the scan function can occur during system
operation since the shift register is external to the system circuit.

The purpose of the random-access scan is to have complete observability and controllability, the same as for the previous schemes. There are no shift registers needed in the random-access scan scheme. An addressing scheme which allows each latch to be uniquely selected is required instead. The addressing scheme is similar to that of a random-access memory.

Figure 9 shows the system configuration of the random-access scan network. Any point in the combinational network can be observed with some additional logic gates. Figure 10 depicts a basic type of latch (labelled "RA Latch" in Fig. 9) required in the random-access scan technique. In Fig. 10, \( Y_i, Q_i \) and \( Q_i \) are used in normal operation where \( Y_i \) is the output from the combinational circuit, \( Q_i \) is an input to the circuit and \( CK \) is the system clock. \( SDI \) is the scan-data input, \( TCK \) is the clock used in the testing period to scan in data, and Select \( i \) controls the \( i \)th latch to be accessed. The Select \( i \) signal is generated by decoding address inputs. By design, at most one of the Select \( i \) signals is equal to 1 at a time. Therefore, data are scanned in and out of the latches serially by a suitable combination of the \( TCK \) and Select \( i \) signals. The outputs of the RA latches are wired together since only one RA latch output is valid at a time controlled by the Select \( i \) signal.

Recently, built-in test and self-test have gained more attention. These test methods have more solid theoretical background than the ad hoc and structured approaches. The built-in logic block observation (BILBO) and syndrome testing are the two most widely used techniques for built-in and self-test. Figure 11 shows a logic diagram of a four-bit BILBO register. The BILBO register operates four modes. When \( B_1, B_2 \) equals 00, the BILBO register takes on the form of a shift register. When \( B_1, B_2 \) equals 10, the BILBO takes on the attributes of a linear-feedback shift register of maximum length with multiple linear inputs. When \( B_1, B_2 \) equals 11, this is the normal operation with \( Z_i \) as input and \( Q_i \) as output. When \( B_1, B_2 \) equals 01, the register is forced to reset. Therefore, the BILBO register can be used either as a linear-feedback shift register to generate test signals or as a pure shift register to shift data.

The syndrome testing scheme requires only minor changes to the circuit. The technique requires that \( 2^n \) patterns be applied to the \( n \) inputs of the network; the number of ones on the output are then counted. The machine faults can be detected by comparing the number of ones counted, which forms a syndrome to the circuit, to that of a good machine. However, the number of input patterns becomes prohibitively large as the number of inputs \( n \) increases.

V. The Technique of Design for Testability for BVD VLSI Chips

The scan-path scheme is adopted in the design to enhance the testability of VLSI chips for the BVD. There are two modes of operation in a scan-path design: operational mode and test mode. In the operational mode, the scan-path registers act like ordinary registers. In the test mode, all scan-path registers are connected as a single shift register. Both test patterns and test results can be shifted into and out of the chip by the shift register chain. Each scan-path register consists of a two-input multiplexer followed by a one-bit flip-flop. Figure 12 depicts the logic diagram of a scan-path register.

There are two major reasons why scan-path is chosen in the design. First, a BVD VLSI chip contains many storage elements. These storage elements can be converted into scan-path registers. Therefore, there is no need to introduce extra registers for scan-pathing. Second, quite a few I/O pins are required for a BVD VLSI chip to communicate with other components in a BVD system. Consequently, it is desirable to reduce the extra pins incurred by including the design for testability to keep the total number of pins of a BVD chip at a reasonable level. The scan-path scheme permits access to the internal nodes of a circuit without requiring a separate connection for each accessed node. One input pin for feeding in test vectors and one output pin to observe the tested results are the only extra pins required for the scan-path method. Therefore, the number of extra pins required for a scan-path access is reduced to the minimum.

The scan-path technique has several drawbacks. First, additional circuitry is added to each scan-path flip-flop. Therefore, the silicon area for a scan-path register is larger than that of an ordinary register and the chip area is increased. Second, additional chip area is needed for the scan-path interconnection since the scan-path technique requires that all the scan-path registers are connected together. Third, at least two more pins are required on the chip, the scan-input and scan-output pins. Finally, the speed of normal operation may decrease due to increased propagation delay in the scan-path flip-flops. After a thorough survey and careful evaluation of techniques used for design for testability, the scan-path scheme outperforms all the other techniques described above, despite its drawbacks.

VI. Conclusion

Because of the complexity created by the large number of gates in a BVD VLSI chip, both the fault-coverage simulation and design for testability techniques are applied to increase the possibility of success. Fault-coverage simulation can help to
detect and, in some cases, to locate the faulty components on a VLSI chip. The design for testability scheme increases both the controllability and observability of a complex chip. A tutorial on fault-coverage simulation and design for testability is given in this article. The scan-path technique is used in the BVD VLSI chip design because the area overhead incurred is small and a satisfactory performance is achieved at the same time.

References


Fig. 1. Functional diagram of the Big Viterbi Decoder.

Fig. 2. Block diagram of a butterfly.
Fig. 3. Logic diagram of the branch metric computation unit.
Fig. 4. Output from a BVD software simulator.
Fig. 5. Block diagram of the degating technique.

Fig. 7. Logic diagram of a one-bit LSSD shift-register latch.

Fig. 6. Block diagram of the signature-analysis technique.

Fig. 8. Block diagram of the scan/set technique.
Fig. 9. Configuration of the random-access scan network.

Fig. 10. Logic diagram of a random-access scan latch.
Fig. 11. Logic diagram of the BILBO technique.

Fig. 12. Logic diagram of a scan-path register.