

NASA Technical Memorandum

102776

IN-33
8365
P22

PHASE-LOCK-LOOP APPLICATION FOR FIBER OPTIC RECEIVER

STEPHEN L. RUGGLES AND ROBERT W. WILLS

(NASA-TM-102776) PHASE-LOCK-LOOP
APPLICATION FOR FIBER OPTIC RECEIVER (NASA)
22 D C SCL 09A

N91-21435

Unclas
G3/33 0008365

FEBRUARY 1991

NASA

National Aeronautics and
Space Administration

Langley Research Center
Hampton, Virginia 23665-5225

Handwritten mark or scribble at the top center of the page.

Vertical text or markings along the left edge of the page, possibly bleed-through from the reverse side.

Vertical text or markings along the right edge of the page, possibly bleed-through from the reverse side.

PHASE-LOCK LOOP APPLICATION FOR FIBER OPTIC RECEIVER

By

Stephen L. Ruggles and Robert W. Wills

INTRODUCTION

A phase-locked loop is a closed-loop feedback circuit in which a generated signal establishes a synchronization or "lock" with an input signal. Phase-locked loop (PLL) circuits are frequently used in applications such as FM detection, frequency multiplication and division, tracking, establishing a noise-free reference in the presence of noise. In particular, digital phase-locked loop circuits can be utilized with optical communication applications. The phase-locked loop is used for extraction of data clock synchronization and for data detection in high-speed fiber optic systems. This is an initial effort to become familiar with the design and fabrication of a phase-locked loop at moderate frequencies (1 to 50 MHz). The intent of this report is to document the design and implementation of a lower frequency phase-locked loop (PLL), which can be used to extract a clock signal from a data signal. The knowledge and experience gained will be beneficial for the future design of a PLL operating at gigabit data rates for a fiber optic application.

At the system level from Figure 1, one can see the overall vehicle for transmitting coded data via fiber optic cables at very high data rates. In an optical transceiver system, the digital phase-locked loop is connected to the output of the receiver to extract a clock from the received coded data. The clock signal is then used to reconstruct or recover the original data from the coded data. Figure 2 illustrates how the PLL is used to extract the clock (frequency of the VCO) from the received coded data. This report describes a theoretical approach in the design of a digital PLL operating at 1 MHz and 50 MHz. Hardware implementation of a breadboard design (1 MHz) and a printed-circuit board (50 MHz) were assembled using Emitter Coupled Logic (ECL) to verify experimentally the theoretical design. In the future this analysis will be applied in the design of a very high-speed optical system.

THEORY

A block diagram of the basic phase-locked loop is shown below in Figure 3.




Figure 3. Block Diagram of a Phase-Locked Loop.




Figure 1. SYSTEM LEVEL BLOCK DIAGRAM




FIGURE 2. SYSTEM COMPONENT LEVEL

The phase detector, low pass filter and the voltage controlled oscillator are in the forward path of the loop. The connection between the VCO and the phase detector is the feedback path.

The VCO is a free-running oscillator. Its frequency is determined by an external resistor-capacitor network or by an inductor-capacitor network. The frequency of the voltage controlled oscillator (fvco) is fed back to the phase detector and is compared to the input frequency containing the unknown coded data. The output of the phase detector produces an error voltage, which is an average dc voltage that is directly proportional to the phase difference between the input to the PLL and the VCO output. This error voltage is then filtered by the low pass filter, thus removing traces of higher frequency noise and the error voltage is then fed to the VCO to complete the loop. This error voltage forces the frequency of the VCO to change in a direction that reduces the frequency difference between the input and the VCO. Once the VCO starts changing in frequency, in order to track the input, the loop is in the capture state. This continues until the VCO and input frequencies are equal in magnitude. At this point the loop is phase locked, or synchronized.

During phase lock there exists a finite phase difference between the VCO and the input. This phase difference is necessary to generate the error voltage which shifts the VCO frequency and keeps the loop in phase lock. The low pass filter dictates the dynamic characteristics of the phase-lock loop. If the input and VCO frequencies are significantly large, the resultant signal may be too high to be passed by the filter. Thus, the signal is out of the capture range of the loop. When the loop is phase locked, the filter is the only limitation on the speed of the loop's ability to track changes in the input frequency.

DESIGN CONSIDERATIONS

Because circuit speed will be extremely important for the design of the phase-lock loop, Motorola's Emitter Coupled Logic (MECL) is an obvious design choice. MECL offers one of the highest speeds of any Integrated Circuit (IC) logic available. Other advantages of MECL are low cost, low noise and low crosstalk between signal leads. The design is basically divided into three areas consisting of a phase detector, a low pass filter, and a voltage controlled oscillator. Each of these areas will be dealt with on an individual basis.

DESIGN CONSIDERATIONS FOR THE PHASE DETECTOR

As stated before, phase-locked loop systems use a phase detector which produces an error voltage that is directly proportional to the phase difference between the input and the VCO output. This may be described by the relation

$$V_o = K\phi\Delta\phi \quad (\text{Ref. 1, pg. 151})$$

where V_o is the average output voltage of the phase detector in volts, $K\phi$ is the phase detector conversion gain in volts/radian, and $\Delta\phi$ is the input phase difference in radians.

The objective of a phase-lock loop system is to produce a frequency out of the VCO (fvco) that is equal to the input frequency, while maintaining a finite (small) phase difference which produces a large enough error voltage to drive the VCO. The VCO may be thought of as a voltage-to-frequency converter. If the above is true in this case, then the frequency of the extracted clock has locked on to the input frequency (unknown coded data).

One major design consideration for the phase detector is to make certain the phase detector is fast enough to process the information, such that the system time constant does not depend on the speed of the phase detector. Our choice for the phase detector is the MC12040. The MC12040 is a logic network designed to be used as a phase comparator for MECL-compatible input signals. The MC12040 determines the "lead" or "lag" phase relationship and the time difference between the leading edges of two waveforms (f_{in} and f_{vco}). The error voltage generated from the MC12040 is shown in Figure 4. The leading edge of the f_{in} (unknown data) triggers the rising




FIGURE 4. TIMING DIAGRAM OF PHASE DETECTOR OUTPUT ERROR VOLTAGE

edge of the error voltage pulse while the leading edge of the fvco triggers the falling edge of the error voltage pulse.

Figure 4 illustrates how the error voltage is produced. One should note that as the error voltage increases, fvco increases in an effort to lock onto the fin (unknown data). Likewise, if the error voltage decreases, fvco decreases.

DESIGN CONSIDERATIONS FOR THE LOOP FILTER

The loop filter is shown below in Figure 5 where, $V_f = V_o F(s)$.




Figure 5. Block Diagram for the Low Pass Filter.

The output voltage of the filter appears at the input of the VCO, thus controlling the output frequency of the VCO. The loop filter in Figure 6 is the type of filter chosen in this design.




Figure 6. The Low Pass Filter Layout.

The cutoff frequency is written as

$$\omega_{Lpf} = \frac{1}{R_1 C} \quad (\text{RAD/SEC}) \quad (\text{Ref. 1, pg. 67})$$

and the loop natural frequency and damping factor are found by

$$\omega_N = (K\phi K_o \omega_{Lpf})^{1/2} \quad (\text{RAD/SEC})$$

and,
$$\zeta = \frac{R_f C}{2} \omega_N \quad (\text{Ref. 1, pg. 67})$$

$K\phi K_o$ is the dc loop gain. For the active filter shown in Figure 6, the transfer function is given by

$$F_c(s) = \frac{T_2 S + 1}{ST_1} \quad (\text{Ref. 1, pg. 154})$$

where, $T_1 = R_1 C$

and $T_2 = R_f C$

thus yielding the system transfer function in terms of K_o & $K\phi$

$$T_c(S) = \frac{K\phi K_o (1 + ST_2)}{S^2 + \left(\frac{K\phi K_o T_2}{T_1}\right) S + \frac{K\phi K_o}{T_1}} \quad (\text{Ref. 1, pg. 154})$$

where, $\omega_N = \left(\frac{K\phi K_o}{T_1}\right)^{1/2} = \left(\frac{K\phi K_o}{R_1 C}\right)^{1/2} = (K\phi K_o \omega_{Lpf})^{1/2}$

and $\zeta = \frac{T_2}{2} \left(\frac{K\phi K_o}{T_1}\right)^{1/2} = \frac{R_f C}{2} \underbrace{\left(\frac{K\phi K_o}{R_1 C}\right)^{1/2}}_{\omega_N}$

or $\zeta = \frac{R_f C}{2} \omega_N$

such that the equation for the system time constant can be rewritten as

$$T_c(s) = \frac{2\zeta\omega_N S + \omega_N^2}{S^2 + 2\zeta\omega_N S + \omega_N^2}$$

The dominant characteristics may be approximated by the 2nd order system

$$S^2 + 2\zeta\omega_N S + \omega_N^2$$

For the breadboarded design of 1 MHz, a capture range of 10 percent (0.9 MHz to 1.1 MHz) is desired. The capture range may be written as

$$\omega_c = 2\zeta\omega_N$$

and recall that

$$\zeta = \frac{R_f C}{2} \omega_N$$

and

$$\omega_N = (K\phi K_o \omega_{Lpf})^{1/2}$$

thus

$$\omega_C = 2\zeta\omega_N = 2\left(\frac{R_f C}{2}\right)\omega_N^2 = \frac{R_f C K\phi K_o}{R_i C}$$

or

$$\omega_C = \frac{R_f K\phi K_o}{R_i} \rightarrow f_c = \frac{1}{2\pi} \left(\frac{R_f K\phi K_o}{R_i}\right)$$

Since

$$\text{(Capacitance Ratio)} \quad CR = \frac{C_{v \min}}{C_{v \max}} = \left(\frac{V_{\max}}{V_{\min}}\right)^\rho \quad (\text{Ref. 2, pp. 3-8})$$

from data book

$$K\phi = \frac{0.16V}{\pi \text{RAD}}$$

now solving for K_o :

$$\omega_o = \frac{1}{(LC)^{1/2}} = \frac{1}{\left[L C V_{\min} \left(\frac{V_{\min}}{V_{op}}\right)^\rho\right]^{1/2}}$$

$$K_o = \frac{d\omega_o}{dv} = \frac{1}{(L \cdot 120\text{pf})^{1/2}} \left(\frac{V_{oper.}}{2}\right)^{\left(\frac{\rho}{2} - 1\right)} \left(\frac{1}{2}\right)$$

$V_{operating} = 5$ volts, $\rho = 1.43$, $L = 0.25$ mH

$$K_o = \frac{1}{2\pi[(.25\text{mH})(120\text{pf})]^{1/2}} \left(\frac{5}{2}\right)^{\left(\frac{1.43}{2} - 1\right)} \left(\frac{1}{2}\right)$$

$$K_o = 353,769 \frac{\text{Hz}}{\text{VOLT}}$$

$$f_c = \frac{1}{2\pi} \frac{R_f}{R_i} K\phi K_o = \frac{1}{2\pi} \left(\frac{1.6K}{2K}\right) \left(\frac{0.16V}{\pi \text{RAD}}\right) \left(353,769 \frac{\text{Hz}}{\text{VOLT}}\right)$$

$$f_c = 90.4 \text{ KHz} \approx 100 \text{ KHz}$$

Since

$$\omega_N = \left(\frac{K\phi K_o}{R_i C}\right)^{1/2} \quad \text{and} \quad f_n = \frac{1}{2\pi} \left(\frac{K\phi K_o}{R_i C}\right)^{1/2}$$

$$\zeta = \frac{R_f C}{2} \omega_N = \frac{R_f C}{2} \left(\frac{K\phi K_o}{R_i C}\right)^{1/2}$$

$$\zeta^2 = \frac{R_f^2 C^2}{4} \left(\frac{K\phi K_o}{R_i C} \right) = \left(\frac{R_f}{R_i} \right) \left(\frac{1}{4} \right) R_f C K\phi K_o$$

and substituting

$$\zeta = 0.8$$

$$0.64 = (0.8)(1/4)(1.6)(C)(113,280)2\pi$$

$$0.0028\mu\text{F} = C$$

thus, design values

$$R_f = 1.6\text{K}, R_i = 2\text{K}, C = 0.0028\mu\text{F}$$

$$f_c \approx 100 \text{ KHz}, \zeta = 0.8$$

DESIGN OF LOOP FILTER FOR 50 MHz PC BOARD

It is necessary to make sure that the integration time of the low pass filter (integrator) is fast enough in order to keep the overall system from becoming sluggish. The RC time constant needs to be drastically reduced to process the information rapidly. With R set at 1.6kΩ, a value of 56pF is chosen for a time constant of 8.9×10^{-8} Sec.

DESIGN CONSIDERATIONS FOR THE VCO

The voltage controlled oscillator is a network whose output frequency is directly proportional to its input control voltage as shown in Figure 7.




Figure 7. VCO Block Diagram.

The VCO can be thought of as a voltage to frequency converter and may be represented by the relation

$$\omega_o = K_o V_f$$

(Ref. 1, pg. 54)

ω_o is the VCO output frequency, V_f is the input voltage that appears at the VCO from the loop filter and K_o is the VCO conversion gain.

The MC1648 (MECL 14 Pin package) is chosen for the VCO integrated circuit. The emitter-coupled device requires an external parallel inductor-capacitor or LC "tank" network to produce oscillation. When the MC 1648 is used as a VCO in phase-locked loop systems, a voltage controlled diode (MV1404) is generally used as part of the tank circuit.

DESIGN OF THE VCO: (1 MHz)

The ratio of the capacitance at two separate applied voltages for the varactor is defined by

$$\text{(Capacitance Ratio)} \quad CR = \frac{C_{v \text{ min}}}{C_{v \text{ max}}} = \left(\frac{V_{\text{max}}}{V_{\text{min}}} \right)^{\rho}$$

and from the data sheet for $V_r = 2V$ and 1 MHz, we have a $CR = 10$ and a voltage range of 2 to 10 volts for the MV1404. Thus solving for ρ we have

$$10 = \left(\frac{10 \text{ VOLTS}}{2 \text{ VOLTS}} \right)^{\rho}$$

$$10 = 5^{\rho}$$

$$\log 10 = \rho \log 5$$

$$1.43 = \rho$$

Now solving for $C_{v \text{ max}}$:

$$\begin{aligned} \frac{C_{v \text{ min}}}{C_{v \text{ max}}} &= \left(\frac{V_{\text{max}}}{V_{\text{min}}} \right)^{\rho} \\ \frac{120\text{pf}}{C_{v \text{ max}}} &= \left(\frac{10}{2} \right)^{1.43} \\ C_{v \text{ max}} &= 12\text{pf (at 10 Volts)} \end{aligned}$$

Now solving for $C_{v \text{ min}}$:

Since $CR = 10$, and from previous step $C_{v \text{ max}} = 12\text{pf}$

$$CR = \frac{C_{v \text{ min}}}{C_{v \text{ max}}}$$

$$10 = \frac{C_{v \text{ min}}}{12\text{pf}}$$

$$[\text{at 2 Volts}] 120\text{pf} = C_{v \text{ min}}$$

Now, our attention will turn to the resonant frequency of the tank circuit. Recall the design is for 1 MHz. Since

$$f = \frac{1}{2\pi(LC)^{1/2}}$$

different L&C values will be tried to find a suitable operating range around 1 MHz.

Try $L = 2.5\text{mh}$, from data book $C_{in} = 6\text{pf}$

$$f_{\min} = \frac{1}{2\pi [L(C_{p\max} + C_{in})]^{1/2}}$$

$$f_{\min} = \frac{1}{2\pi [2.5\text{mh} (120\text{pf} + 6\text{pf})]^{1/2}}$$

$$f_{\min} = 283 \text{ KHz}$$

$$f_{\max} = \frac{1}{2\pi [L(C_{p\min} + C_{in})]^{1/2}}$$

$$f_{\max} = \frac{1}{2\pi [2.5\text{mh} (12\text{pf} + 6\text{pf})]^{1/2}}$$

$$f_{\max} = 750 \text{ KHz}$$

Try L = .25mh

$$f_{\min} = 896 \text{ KHz}$$

$$f_{\max} = 2.3 \text{ MHz}$$

C operating \approx 100 pf (from data book)

$$\text{So } f(\text{operating point}) = \frac{1}{2\pi [0.25 \text{ mh}/(100 \text{ pf})]^{1/2}}$$

$$\text{frequency (operating point)} = 1.007 \text{ MHz}$$

Thus for 1 MHz:




Figure 8. DESIGN FOR VCO.

DESIGN CONSIDERATIONS FOR VCO DESIGN AT 50 MHz

The inductor value L will be based on the capacitance value. Looking at the capacitance:

$$C_T \geq C_{\min} + C_{\text{parasitic}} + C_{in}$$

$$C_T \geq 10\text{pF} + 0.5\text{pF} + 6\text{pF}$$

$$C_T \geq 16\text{pF}$$

Assume $c \approx 20\text{pF}$ for some operating voltage

$$f = \frac{1}{2\pi (LC)^{1/2}}$$

or
$$L = \frac{1}{(2\pi f)^2 C}$$

$$L = \frac{1}{(2\pi \cdot 50 \times 10^{-6})^2 (20 \times 10^{-12})}$$

$$L = 0.5 \text{ uH}$$

Since the f_{vco} is the extracted clock that is used to aid in the recovering of the unknown input data, it would be informative to see a typical example of how this extracted clock is fed through a decoding circuit to reconstruct the data. The details of the decoding circuit are described in Figure 9. One can see the gating used ($f_{in} \cdot 4f_{in} \cdot f_{ctr}$) to recover the input data where f_{ctr} is simply some multiple of the extracted clock.

The only major changes in component size for the 50 MHz pc board compared to the 1 MHz layout are the $C_f = 56\text{pF}$ and for the VCO ($L = 0.5\text{uH}$).

DESIGN CONSIDERATIONS FOR A HIGH FREQUENCY PC BOARD USING SMARTWORK

The use of a software package to design the artwork for modern electronic layouts of printed-circuit boards (PCB) has replaced the generation of taped artwork. The design and production of artwork for the phase-lock loop (PLL) printed-circuit board (PCB) was achieved by the use of a software package known as "Smartwork".

"Smartwork" is a software package used with a compatible personal computer, which has color/graphics capabilities. It is intended to aid in the design and production of artwork for printed-circuit boards. The screen of the computer monitor becomes a window that shows a portion of a large layout workspace. This window can be moved around the workspace to show any portion of this layout. One side or both sides of the board can be viewed simultaneously.

Using the keyboard, pads and traces can be placed or removed. All conductors are perfectly vertical, horizontal, or at 45 degrees. The program insures that conductor spacing is adequate and that widths do not become too narrow for reproduction. All pad to pad spacing is fixed at multiples of .05 inches. The program also understands electrical connections. For example, if the user wants to connect two conductors with a conductive trace, the user identifies the two conductors using the cursor. The program will automatically find the shortest route and connect the two conductors. The program will not allow any other conductor to be crossed. Two trace widths are allowed. These are a thin trace for low current connections and a wider trace for higher current, such as, power supply traces (VCC and ground connections). If more space is needed between traces or conductors, the program allows the user to spread the layout along any vertical or horizontal axis. Any connection which existed before spreading the layout is maintained by appropriate conductors. The spreading is limited to a maximum board size of ten by sixteen inches. The layout may be saved as a standard DOS disk file when completed or before further editing is needed. These files may be duplicated or used to make different revisions to a board




FIGURE 9. ILLUSTRATION OF TYPICAL DECODING CIRCUIT USED TO RECONSTRUCT UNKNOWN INPUT DATA

starting from a single master. Paper copies of the artwork are produced using a dot-matrix printer. Paper, vellium, or polyester copies may be created using a pen-and-ink plotter. Camera-ready artwork is available from either output device at twice the normal size (2x artwork). A normal-size (1x artwork) checkplot can also be printed to verify that components will be physically fit on the printed-circuit board (see figures 10 and 11).

PROCEDURES FOR THE FABRICATION OF A HIGH FREQUENCY PC BOARD

1. Implement the art work for the pc board using Smartwork on a compatible personal computer.
2. Print out the artwork on printer. A positive of both the top and bottom of the pc board to be made.
3. At this point you will have to send in the positives to the photolab to be made into negatives. Finished negatives should be on polyester film. The top half of the negative should end up with the emulsion side on the bottom of the polyester film. The bottom half of the negative should end up with the emulsion side on the top of the polyester film.
4. After receiving your negatives back from the photolab, you are now ready to make your pc board. To make your pc board, obtain a photosynthesized pc board. Before removing it from its cover, make sure you are in an area where the light is subdivided.
5. Place the negatives on the appropriate sides of the pc board. Make sure the negatives are aligned properly on both sides.
6. Place each side of the photosynthesized pc board under ultraviolet light for 2 minutes.
7. Next, place the pc board in a glass tray containing trichloroethylene. Leave each side submerged for approximately 3 minutes.
8. Pour Ferric Chloride into the etcher and place pc board into the solution for approximately 4 minutes. The machine will etch the pc board (Etching process).
9. The board is now cut to desired size and drilled accordingly.
10. Submerge pc board into the Tin Plating Solution (Tinning Process).

EXPERIMENTAL RESULTS

Figure 12 is the circuit diagram for the PLL operating at 1 MHz. The only major changes in the components for the 50 MHz PC board (see Figure 12) are the feedback capacitor is 56pF (loop filter) and the inductor (0.0028uF for 1 MHz) for the VCO is 0.5 uH (0.25mH for 1 MHz). Also, the capacitors at the stage between the output of the phase detector and the input of the loop filter are 220pF (0.1uF for 1 MHz). After the circuit was breadboarded at 1 MHz, operation of the VCO was found to be at around 600 KHz for the 5 volt nominal operating point. Measurements were made to confirm the inductance of the coil. The value of parasitic capacitances were also determined to be around 6pF from the manufacture's data sheets. All deviations from expected values failed to resolve the difference in predicted versus measured operating frequency. It was apparent that the varactor capacitance differed considerably from the manufacture's specifications. The calculated capacitance of 100pF was put in place of the varactor and f_{vco} approached 1 MHz, thus confirming the varactor capacitance discrepancy. Final measurements for the 1 MHz PLL capture range are shown in Table 1.

Similar design procedures were utilized for the 50 MHz printed-circuit board. Laboratory measurements are shown in Table 2. Problems and observations were much like the ones encountered with the 1 MHz circuit. A photograph of the 50 MHz printed-circuit board is shown in figure 13.




FIGURE 10. ARTWORK (2X) COMPONENT SIDE




FIGURE 11. ARTWORK (2X) SOLDER SIDE

Table 1: PLL 1 MHz (Breadboard)

Desired Capture Range (Lower End)	900 KHz
Actual Capture Range (Lower End)	800 KHz
% Error	11.1%
Desired Capture Range (Upper End)	1.1 MHz
Actual Capture Range (Upper End)	1.2 MHz
% Error	9.09%

Table 2: PLL 50 MHz (Printed-Circuit Board)

Desired Capture Range (Lower End)	45 MHz
Actual Capture Range (Lower End)	38 MHz
% Error	15.5 %
Desired Capture Range (Upper End)	55 MHz
Actual Capture Range (Upper End)	62 MHz
% Error	12.73 %





FIGURE 12: PHASE-LOCK-LOOP CIRCUIT DIAGRAM

ORIGINAL PAGE
BLACK AND WHITE PHOTOGRAPH

FIGURE 13. 50 MHz PHASE-LOCK-LOOP PRINTED CIRCUIT BOARD



CONCLUSIONS

Due to the rapid evolutionary advances of integrated-circuit technology, the phase-lock loop system has established itself as one of the basic building blocks in the electronics revolution. Fifteen years ago when the PLL was fabricated out of transistors, the cost overshadowed applications in industry. It is now feasible to fully realize the capabilities of the phase-locked loop system.

This report formulates a theoretical approach for designing a phase-lock loop circuit. The theoretical analysis can be used with faster components, such as gallium arsenide (GaAs) devices to design PLL's at higher data rates. A high-speed PLL would provide NASA with one of the integral parts of an optical transceiver which is necessary to achieve high data rates in an optical communication system.

The capture range of the circuit design is fairly narrow in frequency. The PLL circuit should perform much better if the capture range were greater. However, greater capture range implies more instability, at the very least, from insufficient filtering of the output of the phase detector. That is, residual ripple from the square wave output from the phase detector will cause greater and greater instantaneous jitter in the VCO output as observed in the laboratory.

REFERENCES

1. Berlin, Howard M.: Design of Phase-Locked Loop Circuits. 1st Edition, Howard W. Sams & Comp. Inc., Indianapolis, Indiana, 1978.
2. Phase-Locked Loops, Seventh Edition, Heath Company, Benton Harbor, Michigan, 1984.



Report Documentation Page

1. Report No. NASA TM-102776		2. Government Accession No.		3. Recipient's Catalog No.	
4. Title and Subtitle Phase-Lock-Loop Application for Fiber Optic Receiver				5. Report Date February 1991	
				6. Performing Organization Code	
7. Author(s) Stephen L. Ruggles and Robert W. Wills				8. Performing Organization Report No.	
				10. Work Unit No. 590-32-31-01	
9. Performing Organization Name and Address NASA Langley Research Center Hampton, VA 23665-5225				11. Contract or Grant No.	
				13. Type of Report and Period Covered Technical Memorandum	
12. Sponsoring Agency Name and Address National Aeronautics and Space Administration Washington, DC 20546				14. Sponsoring Agency Code	
				15. Supplementary Notes	
16. Abstract <p>Phase-locked loop circuits are frequently employed in communication systems. In recent years digital phase-locked loop circuits have been utilized in optical communications systems. In an optical transceiver system the digital phase-locked loop circuit is connected to the output of the receiver to extract a clock signal from the received coded data (NRZ, Bi-Phase or Manchester). The clock signal is then used to reconstruct or recover the original data from the coded data. This report describes a theoretical approach to the design of a digital phase-locked loop circuit operating at 1 MHz and 50 MHz. These theoretical design analyses could be applied to an optical transceiver system design. Hardware implementation of a breadboard design to function at 1 MHz and a printed-circuit board designed to function at 50 MHz were assembled using Emitter Coupled Logic (ECL) to verify experimentally the theoretical design.</p>					
17. Key Words (Suggested by Author(s)) Phase-Lock Loop, Phase Detector, Low Pass Filter, Voltage Controlled Oscillator			18. Distribution Statement Unclassified - Unlimited Subject Category 33		
19. Security Classif. (of this report) Unclassified		20. Security Classif. (of this page) Unclassified		21. No. of pages 21	22. Price A03

