A demodulator for OQPSK signals modulated with two unique words resolves eight possible combinations of phase ambiguity which may produce data error by first processing received IR and QR data in an integrated carrier loop/symbol synchronizer using a digital Costas loop with matched filters for correcting four of eight possible phase lock errors, and then the remaining four using a phase ambiguity resolver which detects the unique words to not only reverse the received IR and QR data channels, but to also invert (complement) the IR and/or QR data, or to at least complement the IR and QR data for systems using nontransparent codes that do not have rotation direction ambiguity.

4 Claims, 9 Drawing Sheets
ENCODING AND SERIAL TO PARALLEL CONVERTER

INPUT DATA (D_I)

INPUT CLOCK (C_I)

DELAY T_s/2

90° PHASE SHIFTER

COS (W_c t)

SIN (W_c t)

L.O.

AMP

OQPSK SIGNAL

FIG. 1a

PRIOR ART

FIG. 1b

PRIOR ART
FIG. 7

DECODING MATRIX

SYNC PULSE

REVERSE \( I_R \) AND \( Q_R \)

FIG. 10

SYNC PULSE

SYNC GENERATOR
FIG. 8a

\[
\begin{array}{ccc}
1_u & Q_u & 0_1 \\
0 & 0 & 0 \\
0 & 1 & 0 \\
1 & 0 & 0 \\
1 & 1 & 1 \\
\end{array}
\]

FIG. 8b

\[
\begin{array}{ccc}
-1_u & -Q_u & 0_2 \\
0 & 0 & 0 \\
0 & 1 & 0 \\
1 & 0 & 0 \\
1 & 1 & 1 \\
\end{array}
\]

FIG. 8c

\[
\begin{array}{ccc}
1_u & Q_{uD} & 0_3 \\
0 & 0 & 0 \\
0 & 1 & 0 \\
1 & 0 & 0 \\
1 & 1 & 1 \\
\end{array}
\]

FIG. 8d

\[
\begin{array}{ccc}
-1_u & -Q_{uD} & 0_4 \\
0 & 0 & 0 \\
0 & 1 & 0 \\
1 & 0 & 0 \\
1 & 1 & 1 \\
\end{array}
\]

FIG. 8e

\[
\begin{array}{ccc}
0_3 & 0_4 & \text{REVERSE } 1_R \& Q_R \\
0 & 0 & 0 \\
0 & 1 & 1 \\
1 & 0 & 1 \\
1 & 1 & 1 \\
\end{array}
\]
PHASE AMBIGUITY RESOLUTION FOR OFFSET QPSK MODULATION SYSTEMS

ORIGIN OF THE INVENTION

The invention described herein was made in the performance of work under a NASA contract, and is subject to the provisions of Public Law 96-517 (35 USC 202) in which the Contractor has elected not to retain title.

TECHNICAL FIELD

The invention relates to an offset quaternary phase-shift-keyed (OQPSK) system, and more particularly to a system in which a different unique word is modulated in each inphase and quadrature channel (I and Q) during transmission of the preamble of a message, and in which a receiver utilizes the I and Q channel reversal correction property of an OQPSK Costas loop with integrated symbol synchronization in resolving phase ambiguity conditions of the received message data bits.

BACKGROUND ART

The inherent problem associated with coherent QPSK systems is that of phase ambiguity at the receiver. This is due to the inability of the carrier recovery circuit to distinguish the reference phase from the other phase (or phases) of the received carrier. For QPSK system, there are eight possibilities of errors caused by the recovered carrier being at the wrong phase and also caused by phase rotation direction ambiguity (i.e., caused by the phase of the two channels being reversed) in the transmission medium.

For uncoded systems, the phase ambiguity problem can be resolved by using the differential encoding-decoding technique. However, that technique causes the decoded output to contain highly correlated errors (double-error phenomenon) since errors almost always occur in pairs. An alternate method of resolving the phase ambiguity problem in the coherent QPSK systems is to make use of the sync markers already existing in the framed data transmission.

For coded systems, the resolution of phase ambiguity becomes more involved. For example, with the conventional differential coding method implemented inside a forward error correcting (FEC) encoder and decoder pair, a burst or double error can occur, and the use of sync markers can result in the reduction of transmission efficiency.

For general discussion, phase ambiguity resolution techniques may be classified into two categories: differential coding technique, and nondifferential coding technique. For an uncoded QPSK system, a nondifferential coding technique known is a "unique-word detection" technique. For a coded system, there are two known techniques, a "threshold decoder" and "unique-word detection" technique. The following outlines these techniques.

A. Uncoded QPSK Systems
1. Differential Coding
2. Unique Word Detection

B. Coded QPSK Systems
1. Differential Coding
   a. Differential Inside Forward-Error-Correcting (FEC) with Encoder and Decoder Pair (codec)
   b. Differential Outside Forward-Error-Correcting (FEC) with Encoder and Decoder Pair (codec)

2. Nondifferential Coding
   a. Threshold Decoder
   b. Unique Word Detection

The differential coding technique for uncoded QPSK systems is well known and reported in literature. (W. J. Weber, "Differential Encoding for Multiple Amplitude and Phase Shift Keying Systems," IEEE Transactions on Communications, Vol. COM-26, No. 3, March 1978.) The differential encoder can be readily paired with a differential decoder at a receiver. The receiver resolves the phase ambiguities based on the difference between the detected symbol phases. Since the difference is independent of the locked-in phase, the four-phase ambiguity associated with each case (normal or reverse sense) disappears at the output of the decoder differential. This technique is very simple to implement and can be performed in the modem independently on any data acquisition equipments, but due to the "burst error" associated with this technique (one erroneously detected phase will cause two consecutive false symbols), the detection performance of the transmitted sync markers can be degraded seriously.

The unique-word detection technique was patented by C. J. Wolejsza and E. R. Cacciaboni, "Phase-Ambiguity Resolution in a Four-Phase PSK Communications System," U.S. Pat. No. 3,736,507. It utilizes two unique words (sync words) separately modulated onto the two quadrature I and Q channels at the transmitter. Since there are eight possible combinations of two possible cases (as shown in the following table), each combination uniquely defines one phase ambiguity condition.

<table>
<thead>
<tr>
<th>Phase Error (Degree)</th>
<th>Received Data Without Phase Rotation</th>
<th>Received Data With Phase Rotation</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>I, Q</td>
<td>I, Q</td>
</tr>
<tr>
<td>0</td>
<td>I, Q</td>
<td>I, Q</td>
</tr>
<tr>
<td>90</td>
<td>I, Q</td>
<td>I, Q</td>
</tr>
<tr>
<td>180</td>
<td>I, Q</td>
<td>I, Q</td>
</tr>
<tr>
<td>270</td>
<td>I, Q</td>
<td>I, Q</td>
</tr>
</tbody>
</table>

Note: The negative sign indicates the complement of the data.

Thus, each error appearing in the two data channels of the QPSK demodulator is uniquely defined by a particular phase error. The unique-word detection technique is used to correct the errors at the outputs of the channels by monitoring and detecting the true or complement form of the two unique words. For example, if the two unique words detected are in their complement form, then the received data should be inverted (complemented).

It should be noted that this unique-word detection technique does not identify the phase error of the recovered coherent carrier which caused the errors, but corrects the errors caused by the phase errors without phase rotation at 90°, 180° and 270° phase error. The sync markers already existing in the framed data transmission can be used as the unique words for resolving the phase ambiguity. This unique-word detection technique also has the advantage of not excluding the use of forward-error-correcting (FEC) techniques. However, it is more complex than the differential encoding-decoding technique and requires a careful selection of a suit-
able pattern for the unique words in order to achieve a low probability of false detection. Another disadvantage is that it may increase the number of noninformation bits in the total data stream thereby increasing the bandwidth necessary to transmit a given amount of information.

As shown in the outline above, the differential coding technique for coded QPSK systems can be classified into two categories: (a) phase ambiguity resolution by differential coding inside forward-error-correcting (FEC) with encoder and decoder pair (codec); and (b) phase ambiguity resolution by differential coding outside FEC codec.

The scheme for differential coding inside an FEC codec has a serious degradation in the bit error rate due to the burst error. (G. G. Forney and E. K. Bower, "A High-Speed Sequential Decoder: Prototype Design and Test," IEEE Transactions on Communication Technology, Vol. COM-19, No. 5, October 1971.) This is because one erroneously detected phase will cause two consecutive false symbols (a burst error) even if the next phase is received correctly. This burst error can cause a bit error rate degradation of 3 dB.

The adverse effect of the "burst error" in differential coding inside the FEC codec can be eliminated by using the well known technique of interleaving symbols. (Y. Tsui, "Phase Ambiguity Resolution in a 4-Phase PSK Modulation System with Forward-Error-Correcting Convolutional Codes," COMSAT Technical Review, Vol. 6, No. 2, Fall 1976.) This is because the even and odd symbols are encoded independently so that the effect of burst error is changed to random error in the data, thus avoiding degradation. However, it should be noted that without symbol interleaving, the use of the differential coding inside the FEC codec does not require synchronization time to eliminate the phase ambiguity for the error decoder. This technique can be used in either a burst signal mode or a continuous signal mode. With symbol interleaving, this differential coding inside an FEC codec does not degrade the capability of the FEC codec with simplified hardware.

When differential coding is used an FEC codec, the bit error rate degradation due to "burst error" can be avoided. This is because the error correcting decoder does not encounter the double-error phenomenon, and only the bit error rate of the error-correcting decoder is of concern. Note that this decoder output bit error rate is an improved bit error rate due to error correcting action. Doubling the decoder output error rate results in a smaller bit signal-to-noise ratio loss than doubling the input error rate because the curve of bit error rate versus bit signal-to-noise ratio is steeper for the decoder output.

It is important to note that phase ambiguity resolution by differential coding external to error-control coding is to be used together with the synchronizer circuit of the FEC decoder. However, the resolution performance depends on the synchronizer circuit of the FEC decoder. This technique is not suitable for application to burst mode operations due to the relatively long time necessary for resolving the phase ambiguity.

For systems using nontransparent codes that do not have phase rotation direction ambiguity, there is no need for differential encoding because the synchronizer itself can resolve the phase ambiguity. For systems that have both phase rotation direction ambiguity (reverse sense) and recovered carrier phase ambiguity (normal sense), differential coding is always required regardless of the type of codes used (transparent or nontransparent).

As noted in the outline above, there are two nondifferential coding techniques for phase ambiguity resolution, namely a threshold decoder technique and a unique-word detection technique. The threshold decoder technique makes up of a synchronizer circuit that is inserted between the output of the QPSK demodulator and the input of a threshold decoder of a type which can correct a predetermined number of bit errors in a coded stream. (A. S. Dohne and E. R. Cacciamani, "Phase Ambiguity Resolution System Using Convolutional Coding-Threshold Decoding," U.S. Pat. No. 3,806,647, Apr. 23, 1974.) This particular synchronizer performs both phase ambiguity resolution and node synchronization without using unique code words. This synchronizer includes a memory counter which has all possible combinations of errors caused by the phase ambiguity. This memory counter is controlled by correction pulses which are generated int he synchronizer by an error rate detector.

When the number of correction bits during a frame exceeds the number which would normally occur if the system were operating correctly without phase ambiguity and without incorrect node synchronization, the synchronizer assumes that there is a problem caused either by phase ambiguity or node synchronization. Each time this occurs, the error rate decoder generates correction pulses.

The correction pulses are used to advance the memory counter through its states. It will eventually reach the state which makes all needed corrections since all possible combinations of errors are stored in the memory counter. When all errors are corrected, there will no longer be errors in the bit stream applied to the threshold decoder, the search pulses will then no longer be generated, and the memory counter will remain in the state which provides all needed corrections.

The threshold decoder technique improves communications efficiency, i.e., requires less bandwidth to transmit a given amount of information. But since the synchronizer has to search for the correct state out of all possible combinations of errors caused either by the phase ambiguity or node synchronization, this technique may require a relatively long time for phase ambiguity resolution.

The unique-word detection technique has been described above in connection with an uncoded QPSK system and can be modified for use with a coded QPSK system. At the transmitter, the unique words are inserted in a message preamble after the data has been encoded, and at the receiver, the unique words are detected before the FEC decoder. This implementation will allow the system to correct the errors caused by the phase ambiguity as described in connection with an uncoded QPSK system.

In summary, one particularly well-known technique for resolving the phase ambiguity of QPSK systems utilizes two unique words that are separately modulated onto the quadrature channels at the transmitter. This technique proposes that errors associated with eight possible phase ambiguity conditions can be corrected by detecting the true or complement of two unique words that are separately modulated onto the two quadrature channels at the transmitter. Since there are eight possible phase ambiguity conditions, correction of all errors by this technique requires a rather complicated circuit to resolve the phase ambiguity. Another technique de-
The present invention will not identify the phase ambiguities of the recovered coherent carrier that caused the errors, but will nevertheless correct all of the phase ambiguity errors.

In the preferred embodiment, the OQPSK receiver is implemented by an integrated carrier loop and symbol synchronizer using a digital Costas loop with matched arm filters, and a unique-word detector. The use of a digital Costas loop allows the novel OQPSK communication techniques to be implemented in a digital processor where the loop gain and loop filter time constants may be programmable. The integrated carrier loop and symbol synchronizer is properly designed such that two of the Type 3 errors (I/Q channel reversal due to phase ambiguities) can be corrected in the carrier tracking loop. For OQPSK systems with phase rotation direction ambiguity, the use of this loop can correct two additional Type 1 and Type 2 errors. Hence, four phase ambiguities can be corrected by using this Costas carrier tracking loop having an integrated symbol synchronizer in OQPSK systems. The remaining four phase-ambiguity errors are corrected by using the unique-word detection technique. Since only four possible combinations of phase-ambiguity errors remain for correction by unique-word detection, the necessary corrections can be implemented with very simple Boolean logic circuitry.

The novel features that are considered characteristic of this invention are set forth with particularity in the appended claims. The invention will best be understood from the following description when read in connection with the accompanying drawings.

**BRIEF DESCRIPTION OF THE DRAWINGS**

FIGS. 1a and 1b illustrate block diagrams of a prior-art OQPSK modulator and demodulator.

FIG. 2 illustrates a waveform diagram for the conversion of NRZ input data (D7) into inphase data (I7) and quadrature phase data (Q7) by an offset quadrature pulse shift keying (OQPSK) modulator.

FIG. 3 illustrates a block diagram for an OQPSK modulator with unique-word modulation.

FIG. 4 illustrates a block diagram of an OQPSK demodulator with phase ambiguity correction using a digital Costas loop with an integrated symbol synchronizer and phase ambiguity resolution with a unique-word detector in accordance with the teachings of the present invention.

FIG. 5 is a block diagram of an integrated carrier loop/symbol synchronizer using a digital Costas loop with matched arm filters shown in the block diagram of FIG. 4.

FIG. 6 is a block diagram of the phase ambiguity resolver for an OQPSK demodulator shown in FIG. 4 with phase rotation direction ambiguity.

FIG. 7 is a logic diagram of a decoding matrix which forms a part of the phase ambiguity resolver shown in FIG. 6.

FIGS. 8a through 8e are truth tables which explain the operation of the logic diagram of FIG. 7.

FIG. 9 is a block diagram of the phase ambiguity resolver for an OQPSK demodulator shown in FIG. 4 without phase rotation direction ambiguity.

FIG. 10 is a logic diagram of a sync generator which forms a part of the phase ambiguity resolver shown in FIG. 9.
Detailed Description of the Invention

The following presents a detailed description of a new OQPSK communication system and more particularly a new receiver for OQPSK modulated data having two different unique words separately modulated onto the quadrature carriers.

Block diagrams of a conventional OQPSK modulator and demodulator are illustrated in FIGS. 1a and 1b, respectively. A nonreturn-to-zero (NRZ) data stream DT entering the modulator is converted by encoding and serial-to-parallel converter 1 into two separate data trains IT and QT through an encoding and serial to parallel converter 10 for IT, the inphase data stream, and through that converter 10 and a delay unit 12 for the quadrature-phase QT, with the symbol rate R, equal to half that of the incoming bit rate Rb. For the OQPSK modulation used in this invention, the QT data stream is offset with respect to the IT data by delaying it by an amount equal to the incoming signal bit duration Tb. Thus, if T0 is the symbol duration, then the delay is T0/2, as shown in FIG. 2. The timing of the incoming data stream is controlled by the input clock CT. The IT and QT data streams are separately applied to multipliers 13 and 14, respectively. The second input to the multiplier 13 is the carrier signal cos(wc t) from the local oscillator 15, and the second input to the multiplier 14 is the carrier signal shifted by exactly 90°, i.e., sin(wc t), where ωc equals 2πf c and fc is the frequency of the local oscillator 15.

The output of each multiplier is a biphase PSK signal. The output of multiplier 13 has phase 0° or 180° relative to the carrier phase depending on whether IT = 0 or IT = 1 (also symbolized by 0 = −IT and 1 = IT). The output carrier from multiplier 14 will have the phase of either 90° or 270° relative to the carrier phase depending on whether QT = 0 or QT = 1 (also symbolized by 0 = −QT and 1 = QT). The output multipliers are then combined in a linear summing means to yield an OQPSK signal. This signal is then amplified by an amplifier 18 and transmitted via any suitable transmission medium to a receiver. At the receiver, the demodulator shown in FIG. 1b performs the inverse operation of the modulator and generates the output data stream

\[ D_R = D_T. \]

For coherent OQPSK systems, a coherent carrier must be recovered from the received signal, and a coherent clock must be reconstructed from the demodulated data waveform. A conventional OQPSK demodulator is shown in FIG. 1b and includes a bandpass filter and amplifier 19, balanced demodulators 20 and 21, carrier recovery circuit 22, low-pass filters 24 and 25, clock recovery circuit 26, detectors 27 and 28 for recovery of IT and QT bit streams, delay line 19 and decoder and parallel-to-serial converter 30.

The received data stream DR is not always equal to the transmitted data stream DT because of noise and phase ambiguities in the phase of the recovered carrier. If the carrier recovery circuit can lock on the reference phase of the received carrier, then IT = IR, QT = QR and there will be no error, DR = DT. However, for the received data without phase rotation direction ambiguity, the received carrier has four possible phases relative to the reference carrier phase; the receiver can lock on any of the four phases. For received data with phase rotation direction ambiguity, there are four additional possible phases relative to the reference carrier, as noted above in the general discussion of the background art, and the receiver can lock on any of the eight phases associated with it.

As described in that earlier discussion of the prior art, these eight unique combinations uniquely define the phase ambiguities which are combinations of the three specific types of errors mentioned above, namely Type 1, Type 2, and Type 3. The classification of the phase ambiguities into three definable errors allows the concepts of (1) integrated carrier loop/symbol synchronization, and (2) unique-word detection to be combined in an OQPSK system for resolving the eight possible phase ambiguity conditions. As noted above in the Statement of the Invention, four conditions can be resolved by utilizing an integrated carrier loop/signal synchronizer implemented with a digital Costas loop having matched arm filters. The remaining four conditions are resolved by utilizing the unique-word detection technique.

Generalized block diagrams of the OQPSK modulator and demodulator with phase-ambiguity correction in accordance with the teachings of the present invention are shown in FIGS. 3 and 4, respectively. As illustrated in FIG. 3, the block diagram for this modulator is very similar to the conventional OQPSK modulator shown in FIG. 1a. An important difference is the unique code-word generators 31, 32 for inserting the unique words ITa and QTa into the quadrature bit streams IT and QT. The encoding and serial-to-parallel converter 10 of the modulator shown in FIG. 1a is modified (hence identified in this figure by the reference numeral 10') only to the extent of periodically inserting different code words ITb and QTb in the data stream. A control signal at the data source 33 periodically interrupts the input data stream and enables the code words ITb and QTb to be serially transmitted in parallel. In practice the code words blocks 31 and 32 would be implemented as part of the data source 33. The balance of the OQPSK modulator is the same as the prior-art OQPSK modulator shown in FIG. 1a and therefore identified by the same reference numerals. Although the unique-word detection technique for phase-ambiguity resolution in a QPSK communication system has been known, as noted in the above discussion of background art, its role in the present invention is unique, and so the block diagram of FIG. 3 is unique. Each of the unique words ITb and QTb has length N, and is periodically clocked by an input clock CR into the data streams IT and QT, respectively. It should be noted that the unique code words can be used as the synchronization symbols.

Through recent developments in digital technology, digital implementation of the Costas loop is becoming increasingly more attractive. Advantages of the digital Costas loop include its relative insensitivity to temperature variations and aging, and the ability to program its loop parameters, such as loop gain and loop filter time constants. Utilizing this technology, an integrated carrier/symbol synchronization system based on a digital decision feedback is proposed for a carrier recovery loop. A block diagram for a new OQPSK demodulator is shown in FIG. 4 in which those blocks common to the prior-art demodulator of FIG. 1a are identified by the same reference numerals. New components added to this invention are A/D converters 39; an integrated carrier loop/symbol synchronizer using digital Costas loop with matched arm filters 40; a numerically controlled oscillator (N.C.O.) 42; and a phase ambiguity resolver 44. The carrier recovery and clock recovery
loops of the prior-art demodulator of FIG. 1a are replaced by the integrated carrier loop/symbol synchronizer 40.

In operation, the integrated carrier loop/symbol synchronizer 40 (using a digital Costas loop with matched arm filters) will be responsible for resolving four phase ambiguities, two due to received data without phase rotation direction ambiguity (normal sense) and two due to received data with phase rotation direction ambiguity (reverse sense). See Table I above. The phase-ambiguity resolver 44 will resolve the other four of eight possible phase ambiguities.

A preferred implementation of the integrated carrier loop/symbol synchronizer is illustrated in FIG. 5. This figure shows details of the carrier recovery loop structure. It also shows how the carrier phase and symbol synchronization can be derived jointly. The illustrated carrier recovery loop comprises inphase and quadrature accumulators 46 and 48, quadrature delay units 51 and 55, symbol synchronizer 50, multipliers 53 and 54, linear adder 56 and loop filter 57.

The sampled baseband signals (n) and Q(n) from the respective inphase and quadrature A/D converters 38 and 39 (FIG. 4) are routed to the respective inphase and quadrature accumulators 46 and 48, respectively. It should be noted here that the inphase accumulator 46 consists of accumulate-and-dump circuits 46a, 46b, and the quadrature accumulator 48 consists of accumulate-and-dump circuits 48a, 48b. The inphase accumulator 46 is synchronized with the inphase data stream by timing from the symbol synchronizer 50. The inphase accumulator 46 produces two signals, I(n) and Q(n). The quadrature accumulator 48 synchronized by timing from the symbol synchronizer delayed by the unit 51 produces Qf(n) and Qf(n). Note that the symbol synchronizer also derives a data reference clock CR.

The estimates of symbol polarity d1(n) and d2(n) for the inphase and quadrature channels, respectively, are produced by passing I(n) and Q(n) through the hard limiters 49 and 52, respectively. The inphase estimate of the symbol polarity from the hard limiter 49 is used as the feedback signal to control the timing output of the symbol synchronizer 50. Also, both d1(n) and d2(n) are separately applied to the inphase and quadrature multipliers 53 and 54, respectively.

The second input to the inphase multiplier 53 is the output of accumulate-and-dump circuit 46b, and the second input to the quadrature multiplier 54 is the output of accumulate-and-dump circuit 48a. The output of inphase multiplier 53 is delayed by the delay unit 55. The delayed output of the multiplier 53 and the output of the quadrature multiplier 54 are added by a linear adder 56 to produce a tracking error signal e(n). After filtering by the loop filter 57, the error signal is fed back corrected by both inverting and reversing the data from the feedback signal to control the timing output of the inphase multiplier 53.

The output of the phase ambiguity resolver 44 is synchronized with the inphase data stream by timing from the symbol synchronizer 50. The output of the phase ambiguity resolver 44 produces I(n) and Q(n). Note that the symbol synchronizer also derives a data reference clock CR.

The estimates of symbol polarity d1(n) and d2(n) for the inphase and quadrature channels, respectively, are produced by passing I(n) and Q(n) through the hard limiters 49 and 52, respectively. The inphase estimate of the symbol polarity from the hard limiter 49 is used as the feedback signal to control the timing output of the symbol synchronizer 50. Also, both d1(n) and d2(n) are separately applied to the inphase and quadrature multipliers 53 and 54, respectively.

The second input to the inphase multiplier 53 is the output of accumulate-and-dump circuit 46b, and the second input to the quadrature multiplier 54 is the output of accumulate-and-dump circuit 48a. The output of inphase multiplier 53 is delayed by the delay unit 55. The delayed output of the multiplier 53 and the output of the quadrature multiplier 54 are added by a linear adder 56 to produce a tracking error signal e(n). After filtering by the loop filter 57, the error signal is fed back corrected by both inverting and reversing the data from the feedback signal to control the timing output of the inphase multiplier 53.

The output of the phase ambiguity resolver 44 is synchronized with the inphase data stream by timing from the symbol synchronizer 50. The output of the phase ambiguity resolver 44 produces I(n) and Q(n). Note that the symbol synchronizer also derives a data reference clock CR.

Translating the above Table I relationships into the effects they create on the demodulated data in the in-phase and quadrature channels, it can be seen that there remain only three phase ambiguity conditions but cause errors, and that these three errors are the three unique combinations of the three types of errors mentioned previously. The three definable errors are: (1) I'R = -IT and Q'R = -QT from the first column of Table I, i.e., received data without phase rotation ambiguity, or (2) I'R = QT and Q'R = IT, and (3) I'R = -QT and Q'R = -IT from the second column of Table I, i.e., received data with phase rotation ambiguity. Only I'R = IT and Q'R = QT are correct.

A complete resolution of the phase ambiguity is accomplished by detecting the presence of individual phase ambiguity conditions and correcting the resulting three errors in the phase-ambiguity resolver 44 (FIG. 4) using the unique word detection technique, i.e., by monitoring and detecting the unique words I and Q in the quadrature channels. If -I and -Q are detected in the I and Q channels, respectively, then indicating that the data in these channels are inverted without phase rotation, the error can be corrected directly by inverting the channel outputs prior to serializing the two-bit parallel data into serial DR. Similarly, if -Q and -I are detected in the I and Q channels, respectively, then indicating that the data in these channels are inverted with phase rotation, the data in these channels may be corrected by both inverting and reversing the data channels.

The block diagram of the phase-ambiguity resolver 44 in FIG. 6 will now be described. The phase-ambiguity resolver 44 comprises: inverters 58, 59, 60; gating means 61, 62, 63; parallel-to-serial converter 64; flip-flop circuits 65, 66, 67; cross-coupling gate 67; I, correlator 69; Q, correlator 70; shift register 71; and decoding matrix 68.

In normal operation, the received I'R and Q'R data streams are fed uninverted through gates 61 and 62, respectively, to be combined by a parallel-to-serial converter 64 into a serial output data stream D which an I bit precedes the Qa bit. The interlacing of I'R and Q'R bits to the shift register 70 in that order is controlled by
Consider the third possible phase ambiguity condition in Table II for which \( I_R = -Q_T \) and \( Q_R = -I_T \). In this case, the data channels are both inverted and reversed. Since \( I_R \) and \( Q_R \) are passing through gates 62 and 61, respectively, to the converter 64 rather than gates 61 and 62, respectively, the "invert \( I_R \)" signal must toggle flip-flop 66 rather than 65, and the "invert \( Q_R \)" control signal must toggle flip-flop 65 rather than 66. This is taken care of by the cross-coupling gate 67. The switching of the flip-flop 72 causes a reversal in the connections between the two input terminals and the two output terminals of the cross-coupling gate 67 while at the same time switching the select gate 63 to reverse the order of \( Q_T \) and \( I_T \) within the converter 64 out to the shift register 71.

The block diagram of the decoding matrix 68 shown in FIG. 7 is responsible for providing (1) sync pulses for data synchronization purposes in blocks 64, 67, 69, 70 and 71 of FIG. 6; and (2) a "reverse \( I_R \) & \( Q_R \)" control signal. The sync pulses may also be used for synchronization of data processing equipment utilizing the data output, \( D_R \). The decoding matrix 68 is comprised of one-bit-delay units 73 and 74, AND gates 75, 76, 77 and 78, and OR gates 79 and 80. Operation of the decoding matrix 68 is defined by the truth tables shown in FIGS. 8a through 8e for the respective AND gates 75 through 78. In order to insure a proper lock in the input-output connections of the cross-coupling gate 67 (FIG. 6), a one bit delay is provided at the input of each AND gate 77 and 78 that are coupled to cross-coupling gate 67 by the OR gate 80. From FIGS. 8a through 8d it may be seen that any condition of \( I_R Q_T \) or \( I_T Q_R \) associated with \( I_R = -Q_T \) and \( I_T = -Q_R \), and \( I_T \) or \( I_T \) have a phase rotation direction ambiguity associated with them. The switching of the flip-flop 72 causes a reversal in the connections between the two input terminals and the two output terminals of the cross-coupling gate 67 while at the same time switching the select gate 63 to reverse the order of \( Q_T \) and \( I_T \) within the converter 64 out to the shift register 71.

The block diagram of the decoding matrix 68 shown in FIG. 7 is responsible for providing (1) sync pulses for data synchronization purposes in blocks 64, 67, 69, 70 and 71 of FIG. 6; and (2) a "reverse \( I_R \) & \( Q_R \)" control signal. The sync pulses may also be used for synchronization of data processing equipment utilizing the data output, \( D_R \). The decoding matrix 68 is comprised of one-bit-delay units 73 and 74, AND gates 75, 76, 77 and 78, and OR gates 79 and 80. Operation of the decoding matrix 68 is defined by the truth tables shown in FIGS. 8a through 8e for the respective AND gates 75 through 78. In order to insure a proper lock in the input-output connections of the cross-coupling gate 67 (FIG. 6), a one bit delay is provided at the input of each AND gate 77 and 78 that are coupled to cross-coupling gate 67 by the OR gate 80. From FIGS. 8a through 8d it may be seen that any condition of \( I_R Q_T \) or \( I_T Q_R \) associated with \( I_R = -Q_T \) and \( I_T = -Q_R \), and \( I_T \) or \( I_T \) have a phase rotation direction ambiguity associated with them. The switching of the flip-flop 72 causes a reversal in the connections between the two input terminals and the two output terminals of the cross-coupling gate 67 while at the same time switching the select gate 63 to reverse the order of \( Q_T \) and \( I_T \) within the converter 64 out to the shift register 71.
reversing $I_R$ and $Q_R$, neither of which is required for resolving phase ambiguity when the phase relationship between the transmit local frequency and the received local frequency is known and constant.

In normal operation, the $I_R$ and $Q_R$ data streams are fed through gates 61 and 62, respectively, to combine the data by parallel-to-serial converter 64, and produce an output data stream $D_R$ in which the $I_R$ bit precedes the $Q_R$ bit. Each of the gates 61 and 62 is adapted to pass the data directly or after inversion by inverters 58 and 59 to the parallel-to-serial converter 64. Control of gates 61 and 62 is accomplished via the outputs of the flip-flop circuits 65 and 66, respectively. The output data stream $D_R$ is also applied to the shift register 71 which has 2N stages, where N is the length of the unique codeword.

Consider the only error shown in Table II to be $I_R = -I_T$ and $Q_R = -Q_T$. For this combination, the order of the bits in the output data stream $D_R$ is correct, i.e., $I_R$ precedes $Q_R$ by one bit, and so on. The error occurs only when both of the data streams are inverted.

Let time, $t = t_0$ be defined as the time when the shift register 71 is fully loaded with two unique words, $I_T$ and $Q_T$, interlaced as shown in FIG. 9. Because the stages of correlators 69 and 70 are connected to every other stage of shift register 71, at time $t_0$ only the correlator 70 is detecting at its output terminals the corresponding unique word $Q_T$. The correlator 70 will provide either a logic output $Q_T$ on the plug ($+$) output line or $-Q_T$ on the minus ($-$) output line.

At time $t = t_0 + 1$ (one bit earlier), the correlator 69 will detect the $I_T$ unique word and produce either a logic output $I_T$ on the plus ($+$) output line or $-I_T$ on the negative ($-$) output line. If the correlators 69 and 70 detect $I_T$ and $Q_T$, respectively, no action is taken. If $I_R = -I_T$ and $Q_R = -Q_T$, the correlators 69 and 70 will detect $-I_T$ and $-Q_T$, respectively, and send the representative logic signals to toggle flip-flops 65 and 66. The changes in outputs from flip-flops 65 and 66 will reverse the state of the gates 61 and 62 and pass the data streams $-I_R$ and $-Q_R$, respectively, to parallel-to-serial converter 64 from the inverters 58 and 59.

A simple example of the sync generator 68 is illustrated in FIG. 10. It is comprised of AND gates 75 and 86 and OR gate 79. Each pair of corresponding $I_T$ and $Q_T$ code words detected, inverted (complemented) or not, produces a sync pulse. The decoding matrix of the first embodiment in FIG. 6 is thus reduced to being a sync generator 68 by omission of elements, leaving only those two AND gates and one OR gate of the decoding matrix 68 in FIG. 7 since there will be no need to even reverse $I_R$ and $Q_R$.

I claim:

1. In an offset quaternary phase-shift-keyed modulation system for digital communications, wherein unique inphase and quadrature words are separately modulated onto respective inphase and quadrature channels of a preamble before combination of the channels to form a quadrature modulated carrier for transmission of data bits of a quaternary phase-shift-keyed modulated message, and in which a receiver includes means for detecting said inphase and quadrature data channels of the received data from said quadrature modulated carrier, an improvement in said receiver comprising means for tracking the phase of said modulated carrier and deriving a synchronization signal, said tracking means comprising a digital Costas loop and an integrated symbol synchronizer, said Costas loop comprising inphase and quadrature accumulation means connected to receive data from said means of said receiver for detecting said inphase and quadrature data channels, respectively, said integrated symbol synchronizer being connected to receive the output of said inphase accumulator and produce said synchronizing signal, said integrated symbol synchronizer being connected to provide said synchronizing signal as a feedback to said inphase accumulator and with a delay of one half a bit symbol duration time $T_s$ to a quadrature accumulator for correcting synchronization timing, thereby resolving four-phase ambiguity conditions using the inphase and quadrature channel reversal correcting property of said Costas loop with said integrated symbol synchronizer to correct errors associated with 90° and 270° carrier phase errors, and a phase ambiguity resolver connected to receive said inphase and quadrature data channels of said tracking means in which 90° and 270° carrier phase errors have been corrected, said phase ambiguity resolver including unique inphase word detector means and unique quadrature word detector means for separately determining when said unique inphase and quadrature words are received with bits 180° out of phase, means connected to said unique inphase word detector means and said unique quadrature word detector means for resolving phase ambiguity by separately inverting inphase and quadrature data bits thereby to so complement said bits as to correspond to bits of said unique words, whereby remaining phase ambiguity conditions associated with 0° and 180° carrier phase error are resolved, wherein each of said unique word detector means is comprised of means for separately correlating said unique inphase and quadrature words received with corresponding unique inphase and quadrature words transmitted, and means responsive to said means for correlating said unique inphase and quadrature words received for inverting data bits of a corresponding one of said inphase and quadrature data channels received thereafter, and means responsive to said means for separately correlating said inphase and said quadrature phase unique words for generating synchronizing pulses for demodulated data bits received thereafter.

2. A combination as defined in claim 1 wherein said inphase word detector means and said unique quadrature word detector means is comprised of parallel to serial converter means connected to receive data bits of said inphase and quadrature data channels for converting two streams of inphase and quadrature phase data bits from said inphase and quadrature receiver channels of said demodulator from said two streams of data bits into one stream of interlaced data bits of said unique inphase and quadrature phase words, a shift register means connected to receive said interlaced unique inphase and quadrature phase word means in series, inphase unique word correlator means connected to every other stage of said shift register means starting with the second stage to receive data bits for
correlating said unique inphase word to provide a 
plus output signal when said unique inphase word 
received correlates with said inphase unique word 
modulated at said transmitter, and a minus output 
signal when said unique inphase word received 
does not so correlate,

decoding matrix means connected to an output signal 
at said minus output terminal of said inphase unique 
word correlation means for inverting inphase data 
bits received after said inphase unique word has 
been received in said register,

quadrature phase unique word correlator means con-
ected to every other stage of said shift register 
means starting with the first stage to receive data 
bits for correlating said unique quadrature word to 
provide an output signal at a plus output terminal 
when said unique inphase word received correlates 
with said quadrature phase unique word modulated 
at said transmitter, and an output signal at a minus 
output terminal if said unique quadrature word 
received does not so correlate,

said decoding matrix means connected to said output 
signals at said minus output terminal of said quadra-
ture phase unique word correlation means for in-
tering quadrature phase data bits received after 
said quadrature phase unique word has been re-
ceived, and

signal generator means for generating a sync pulse 
after said inphase and quadrature phase unique 
words have been received and correlated.

3. A combination as defined in claim 2 wherein said 
signal generator means is comprised of

a first AND gate connected to said plus output in-
phase and quadrature unique word correlators for 
detecting when both said inphase and said quadra-
ture phase unique word correlator means produce 
a signal at respective plus output terminals,

a second AND gate connected to said minus output 
inphase and quadrature unique word correlators

for detecting when both said inphase and quadra-
ture phase unique word correlator means produce 
a signal at respective minus output terminals, and 
an OR gate connected to an output signal from said 
first and second AND gates for producing said 
sync pulse.

4. A combination as defined in claim 3 wherein said 
phase ambiguity resolver further includes said decoding 
matrix means connected to said inphase unique word 
correlator means and said quadrature phase unique 
word correlation means for producing a reverse control 
signal when data received in said inphase and quadra-
ture channels have been reversed, and cross-coupling 
means connected to said reverse control signal for cross 
coupling the inphase and quadrature data bits received 
from said demodulator in response to output signals at 
respective plus and minus output terminals of said in-
phase word correlator means and said quadrature phase 
unique word correlator means comprising

a third AND gate connected to said plus output ter-

minal of said inphase unique word correlation 
means,

a one-bit delay means coupling said plus output termi-

nal of said quadrature phase unique word correla-
tion means to said third AND gate,

a fourth AND gate connected to said minus output 
terminal of said inphase unique word correlation 
means,

a one-bit delay means coupling said minus output 
terminal of said quadrature phase unique word correla-
tion means to said fourth AND gate, and

wherein said OR gate for producing said sync pulse 
has third and fourth input terminals connected of 
said third and fourth AND gates. 

* * * * *