Dr. Togai received his M.S. and Ph.D. degrees in electrical engineering in 1977 and 1982, respectively, from Duke University. He is president and chief executive officer of Togai InfraLogic, Inc. Dr. Togai has spent the last 10 years leading fuzzy logic development groups at Duke University, AT&T Bell Laboratories, and Rockwell International. He is best known in the industry for developing the world's first fuzzy microchip for real-time approximate reasoning. He is a member of the board of directors of the North American Fuzzy Information Processing Society (NAFIPS), a member of the American Association of Artificial Intelligence, IEEE, International Fuzzy Systems Association (IFSA), and Sigma xi. In addition, Dr. Togai is the editor-in-chief of the Japan Artificial Intelligence Newsletter, and is an associate editor for the Information Sciences, and the Journal of Approximate Reasoning. He is an author of two books: "Intelligent Robotic Systems", and "Approximate Reasoning in Expert Systems". He has authored and coauthored more than 30 papers.

FUZZY AND NEURAL NET PROCESSOR AND ITS PROGRAMMING ENVIRONMENT

Abstract

The fuzzy logic inference processor (FLIP) is a slave processor designed to speed rule evaluation in high-speed, real-time oriented expert systems. It interfaces easily as a slave processor to standard microprocessors and microcontrollers, and is capable of operating without intervention from the host system. The FLIP device is capable of inferencing using two distinct paradigms: fuzzy and neural. The fuzzy paradigm grades the observation values as to their degree of support of the premise, then weighs and merges conclusions based upon the degree of support each premise receives. The neural paradigm weighs each of the inputs, sums all of the weighted inputs, then applies a transfer function to derive the output. Any combination of these paradigms may be included in a knowledge base. The software system to support the development of fuzzy logic system or neural net descriptions for the FLIP is also under development. This user friendly software interfaces FLIP for evaluation of fuzzy and neural systems, allowing considerable flexibility in developing rules and rule evaluations with capacity for trace and truth maintenance. Use of symbolic representation and "human definitions" greatly simplifies the job of knowledge acquisition.
SOFTWARE ENVIRONMENT

Software developed in ANSI Standard C

Graphical interface developed in Microsoft Windows™

- Uniform graphical interface
- Screen-cut & text/graphics for documentation
- DOS executive provided

Graphical environment provides ease of knowledge acquisition

- Schematic representation of networks
TEMPERATURE: (input)
The temperature of the outlet water.
RANGE: 0 - 200
UNITS: degrees F

LOW:
ref: HEATER POWER

AVERAGE TEMP:
ref: TEMPERATURE

IF TEMPERATURE IS HIGH, TEMP AND
PRESSURE IS LOW, PRESS
THEN
HEATER POWER SHOULD BE LOW AND
VALVE OPENING SHOULD BE SMALL.

IF TEMPERATURE IS ABOVE AVERAGE TEMP AND
PRESSURE IS VERY HIGH, PRESS
THEN
HEATER POWER SHOULD BE HIGH AND
VALVE OPENING SHOULD BE VERY LARGE.

VALVE OPENING: (output)
The degree of total flow through the valve.
RANGE: 0 - 100
UNITS: percent

HYPERTEXT CONCEPT
TIL SOFTWARE ENVIRONMENT
Edit Rule

Rule: Adjust Gov. Very +

If SAFE_COND is Unlikely, and GOV_IN is Rising or Rising_Much then GOV_OUT should be Rising_Much.

If SAFE_COND is Very_Unlikely then GOV_OUT should be Rising_Much.

SPEED

TORQUE

SAFE_COND

GOV_OUT

GOV_IN
TIL HOST SYSTEM CONFIGURATION

Host System: Togai InfraLogic 386 PC

Minimum Configuration:
Processor: 16MHz 386
Memory: 2 Mb
Monitor: EGA color
Disk Memory: 20Mb hard disk or greater
  1.2 Mb floppy disk drive
  360 Kb floppy disk drive
Disk Operating System: DOS 3.2 or higher
Slot Configuration: 6 AT slots

Additional Hardware:
Togai InfraLogic Net-Processor Board
Togai InfraLogic General Purpose I/O Board
NEURAL COMPUTATIONAL NODE
FUZZY NET

Real-Time Inferencing

Knowledge Acquisition Support Software

Flexibility of Connection & Membership Graphs

Eight Bit Computational & I/O Resolution

Trace Back & Storage

Reduction in Chip Level I/O
TIL NEURAL PARADIGM

Real-Time Processing

Flexibility of Connection

Eight Bit Computational & I/O Resolution

Weighting Accuracy 1%

All Nodes Resident & Visible

Reduction in Chip Level I/O

$10^3$ X Connectivity of Analog Solutions

Stable Across Voltage and Temperature
NOTABLE SYSTEM PERFORMANCE

CHIP
- Single Chip Net Processor
- Scalable SIMD Architecture
- Cascadable to MSIMD Architecture
- 10-20 MHz Clock Rate

FUZZY APPROXIMATE REASONING
- Processes up to 128 Production Rules Simultaneously
- Up to 256 Inputs and Outputs per Production Rule
- Greater than 20K FLOPs
- Greater than 200K Production Rule Evaluations per Second

NEURAL PROCESSING
- Processes up to 16 Neurons Simultaneously
- Greater than 65,000 Inputs per Neuron
- Transfer Function User Definable
- Greater than 2M Connections per Second