PROGRAMMABLE RATE MODEM UTILIZING DIGITAL SIGNAL PROCESSING TECHNIQUES
(SBIR-PHASE 1 CONTRACT #NAS3-25336)

Arad Naveh
TIW Systems, Incorporated
Sunnyvale, California 94089

PROJECT SUMMARY

The engineering development study to follow was written to address the need for a Programmable Rate Digital Satellite Modem capable of supporting both burst and continuous transmission modes with either BPSK or QPSK modulation. The preferred implementation technique is an all digital one which utilizes as much digital signal processing (DSP) as possible. The majority of this report consists of outlining design trade-offs in each portion of the modulator and demodulator subsystem and of identifying viable circuit approaches which are easily repeatable, have low implementation losses and have low production costs.

TECHNICAL AREAS THAT WERE INVESTIGATED UNDER THIS CONTRACT:

- TRANSMIT DSP DATA FILTERS
- TRANSMIT CLOCK SYNTHESIS
- CARRIER SYNTHESIZER
- DEMODULATOR'S AUTOMATIC GAIN CONTROL
- RECEIVE DSP DATA FILTERS
- SATELLITE LINK RF OSCILLATOR PHASE NOISE IMPACT ON CARRIER RECOVERY OF PROGRAMMABLE RATE DIGITAL SATELLITE MODEMS
- MODEM FREQUENCY CONVERSION AND RECEIVE SIDE CARRIER SELECTION
- CARRIER RECOVERY
- TIMING RECOVERY AND DATA SAMPLING

Figure 1. Transmit Data Filter Block Diagram
Table I. Number of FIR Coefficients Versus Alpha Factor

<table>
<thead>
<tr>
<th>Classical Alpha Factor</th>
<th>Normalized Transition Width</th>
<th>Number of Coefficients</th>
<th>Coefficients Phase Linear Requirement</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0</td>
<td>.5</td>
<td>7.0</td>
<td>7</td>
</tr>
<tr>
<td>.9</td>
<td>.45</td>
<td>7.8</td>
<td>9</td>
</tr>
<tr>
<td>.8</td>
<td>.4</td>
<td>8.8</td>
<td>11</td>
</tr>
<tr>
<td>.7</td>
<td>.35</td>
<td>10.0</td>
<td>13</td>
</tr>
<tr>
<td>.6</td>
<td>.3</td>
<td>11.7</td>
<td>15</td>
</tr>
<tr>
<td>.5</td>
<td>.25</td>
<td>14.0</td>
<td>19</td>
</tr>
<tr>
<td>.4</td>
<td>.2</td>
<td>17.5</td>
<td>25</td>
</tr>
<tr>
<td>.3</td>
<td>.15</td>
<td>23.3</td>
<td>35</td>
</tr>
<tr>
<td>.2</td>
<td>.1</td>
<td>35.0</td>
<td>35</td>
</tr>
<tr>
<td>.1</td>
<td>.05</td>
<td>70.0</td>
<td>71</td>
</tr>
</tbody>
</table>

It is apparent by the data tabulated in Table I that as more restrictions are placed on the amount of excess bandwidth the DSP filter design must be capable of many more coefficients. It should be noted that Table 1 above is only an estimation and that depending on the values of the coefficients selected and the quantization level of the design that these estimates may need to be increased.

Figure 2. Multiloop Synthesizer for Clock Generation
Figure 3. Direct Numerical Synthesis for Clock Generation

DUAL CONVERSION

Another consideration is the method of modulating the carrier frequency. The simplest method is to directly modulate the desired IF carrier. In this method the filtered baseband signal is mixed directly onto the desired carrier and the modulation is complete. A second method, known as dual conversion, uses a two step approach. In the first step the filtered baseband signal is modulated onto a fixed carrier, then in a second step an IF synthesizer is used to frequency translate the modulated spectrum to a particular carrier frequency. Figure 4 reveals the modulation process known as dual conversion. Notice that this method requires an additional mixer and oscillator, however it does have advantages over the direct modulation method. One quadrature LO need only to operate at one frequency, therefore the quadrature can be ideal.

Figure 4. Dual Conversion Frequency Modulation
The carrier recovery network used in coherent demodulation of BPSK/QPSK signals must have sufficient bandwidth to track the phase noise of the down-link translated carrier to minimize performance degradations caused by RMS phase error jitter. On the other hand, the larger this bandwidth the less signal to noise improvement, i.e., the higher the thermal noise performance degradations at low Eb/No's. Based upon these conflicting requirements a minimum carrier recovery bandwidth can be identified which is dependent on the RF frequency band used and the specific carrier recovery implementation. Once this bandwidth is identified, the respective lower data rate limit can be identified.

For Ku-Band (14/12 GHz) transmission INTELSAT documents IESS-308 and IESS-405 define worst case phase noise density masks for earth stations processing digital carriers with data rates up to 2048 Kbs. Figures 5 and 6 depict these masks for the spacecraft and earth station frequency converters respectively. Also shown in Figure 5 is a plot of the composite satellite link. For Kα-band operation (30/20 GHz) the composite phase noise density will be shifted higher by about 6-8 dB.

Figure 5

<table>
<thead>
<tr>
<th>Coordinates of Points</th>
<th>Density (dBc/Hz)</th>
<th>Frequency (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>-33</td>
<td>10</td>
</tr>
<tr>
<td>B</td>
<td>-82</td>
<td>100</td>
</tr>
<tr>
<td>C</td>
<td>-81</td>
<td>1k</td>
</tr>
<tr>
<td>D</td>
<td>-84</td>
<td>2k</td>
</tr>
<tr>
<td>E</td>
<td>-84</td>
<td>10k</td>
</tr>
<tr>
<td>F</td>
<td>-94</td>
<td>100k</td>
</tr>
<tr>
<td>G</td>
<td>-94</td>
<td>1M</td>
</tr>
</tbody>
</table>
Table 2 from reference (1) depicts the magnitude of tracking errors for a second order loop with 0.707 damping factor.

**Table 2**

<table>
<thead>
<tr>
<th>Type of Phase Noise</th>
<th>Phase-Noise Spectral Density</th>
<th>Phase Error — Second-Order Phase-Locked Loop, $\zeta = 0.707$, and Noise Bandwidth $B_n = 0.53\omega_n$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Frequency flicker</td>
<td>$k_f f^{-1}$</td>
<td>$\sigma^2 = \int \frac{\omega^2 I_0^2}{1 + (\omega/\omega_n)^2} G(f) df$</td>
</tr>
<tr>
<td>White frequency</td>
<td>$k_f f^{-1}$</td>
<td>$\frac{k_n^2}{\omega_n^2} = \frac{k_n^2}{(1/0.53)^2 B_n} = \frac{8.71k_n}{B_n}$</td>
</tr>
<tr>
<td>White phase noise</td>
<td>$k_n f &lt; s_n$</td>
<td>$\frac{3.70k_n}{B_n}$</td>
</tr>
</tbody>
</table>

(1) "Digital Communications By Satellite" by James J. Spilker, Jr., 1977 Prentice Hall, Inc., (Pages 336 through 357).
Inspection of the composite satellite link phase noise spectral density shown in Figure 5 identifies $K_A$ and $K_C$ as follows:

$$K_A = \left( \log_{10} \frac{-25}{10} \right) (10\ Hz)^3$$

and

$$K_C = \left( \log_{10} \frac{-86}{10} \right)$$

$$K_A = 3.16 \text{ (L -I -86dB) ogl0 } i0$$

$$K_C = 2.51 \times 10^{-9}$$

Since the plot shows a 10dB/decade not 20dB/decade rolloff between 100 Hz to 100 KHz, a worst case value of -74dBc/Hz at 1 KHz will be used to determine $K_B$ since this value intersects the composite curve at the 100 Hz specification point.

<table>
<thead>
<tr>
<th>BN (Hz)</th>
<th>$\sigma_{cC}$</th>
<th>$\sigma_{cA}$</th>
<th>$\sigma_{cB}$</th>
<th>$\sigma_{cT}=\text{RMS PHASE JITTER}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>10Hz</td>
<td>$7.9 \times 10^{-3}$</td>
<td>$1.12 \times 10^{-2}$</td>
<td>$1.58 \times 10^{-2}$</td>
<td>$5.2 \times 10^{-2}$</td>
</tr>
<tr>
<td>100Hz</td>
<td>$7.9 \times 10^{-3}$</td>
<td>$1.12 \times 10^{-2}$</td>
<td>$1.58 \times 10^{-2}$</td>
<td>$2.6 \times 10^{-2}$</td>
</tr>
<tr>
<td>200Hz</td>
<td>$7.9 \times 10^{-3}$</td>
<td>$1.12 \times 10^{-2}$</td>
<td>$1.58 \times 10^{-2}$</td>
<td>$2.6 \times 10^{-2}$</td>
</tr>
<tr>
<td>500Hz</td>
<td>$7.9 \times 10^{-3}$</td>
<td>$1.12 \times 10^{-2}$</td>
<td>$1.58 \times 10^{-2}$</td>
<td>$2.6 \times 10^{-2}$</td>
</tr>
<tr>
<td>1000Hz</td>
<td>$7.9 \times 10^{-3}$</td>
<td>$1.12 \times 10^{-2}$</td>
<td>$1.58 \times 10^{-2}$</td>
<td>$2.6 \times 10^{-2}$</td>
</tr>
<tr>
<td>2000Hz</td>
<td>$7.9 \times 10^{-3}$</td>
<td>$1.12 \times 10^{-2}$</td>
<td>$1.58 \times 10^{-2}$</td>
<td>$2.6 \times 10^{-2}$</td>
</tr>
<tr>
<td>5000Hz</td>
<td>$7.9 \times 10^{-3}$</td>
<td>$1.12 \times 10^{-2}$</td>
<td>$1.58 \times 10^{-2}$</td>
<td>$2.6 \times 10^{-2}$</td>
</tr>
<tr>
<td>10000Hz</td>
<td>$7.9 \times 10^{-3}$</td>
<td>$1.12 \times 10^{-2}$</td>
<td>$1.58 \times 10^{-2}$</td>
<td>$2.6 \times 10^{-2}$</td>
</tr>
</tbody>
</table>

**TABLE 3**

RMS TRACKING PHASE JITTER BETWEEN RECOVERED CARRIER AND PSK SIGNAL VERSUS BN (PLL NOISE BANDWIDTH)
MODULATOR IMPLEMENTATION

Figure 7a. Functional Block Diagram of Direct QPSK Modulator

Figure 7. Functional Block Diagram of Frequency Translated QPSK Modulator
FIGURE 8
BROADBAND QUADRATURE LOCAL OSCILLATOR GENERATOR

FIGURE 9
PROPOSED SIMPLIFIED BLOCK DIAGRAM OF DIRECT DEMODULATION TECHNIQUE
INTRODUCTION

In general, Digital Satellite Modems are characterized by providing the lowest possible Bit Error Rate (BER) for a given Bit Energy per Noise Density (Eb/No). Typically these modems are implemented with robust BPSK or QPSK Modulation and high overhead Forward Error Correction such that error-less performance can be realized over the satellite link which is characterized with high noise.

In order to support this objective, these digital modems utilize Coherent Demodulation and optimum detection with low implementation losses. Coherent Demodulation is accommodated by multiplying the received PSK signal with a locally generated recovered carrier replica. This recovered carrier replica must have sufficient noise improvement quality and precise phase alignment with the specific PSK modulated signal being processed in order to support low implementation loss BER degradation. Since PSK is a suppressed carrier type of modulation, some type of non-linear signal processing is necessary to regenerate a coherent carrier reference. This process is the topic of this memo and is referred to as "Carrier Recovery".

We initiate our effort in this study area by assessing current and proposed Carrier Recovery schemes which are viable candidates for BPSK and QPSK Modulation. Next, we turn our attention towards the specific requirements of the work study, i.e., a Carrier Recovery implementation which:

1) Supports Programmable Data Rates;
2) Operates with BPSK or QPSK Modulation;
3) Supports both Burst and Continuous Modes of Operation;
4) Minimizes the constraints on Clock Recovery/Bit Synchronization;
5) Allows for digital filtering techniques prior to data detection;
6) Can be implemented with Digital Signal Processing Techniques as compared to Analog Signal Processing; and
7) Is viable in satellite communications.
Figure 10a. Demodulator/Remodulator

Figure 10b. QPSK carrier recovery using reverse modulation and a phase-locked oscillator. Decision-directed carrier recovery can be performed by making hard decisions as shown in the dashed boxes in the diagram.
Figure 11a. BPSK Costas Loop

Figure 11b. A Conventional Quadrature Costas Loop
Decision-Directed 4th Order Costas Loop with Integrate and Dump Filtering
Figure 13a. The MAP Estimation Loop for Carrier Phase (BPSK)

Figure 13b. The MAP Estimation Loop for Carrier Phase (QPSK)
Figure 14. A Practical Realization of the MAP Estimation Loop, Passive Arm Filters, Small SNR
Figure 15. Block Diagram of the Carrier Recovery with Selective Gated PLL
Figure 16. Proposed Carrier Recovery Loop Diagram
TIMING RECOVERY AND DATA SAMPLING

INTRODUCTION

The objective of this section is to identify the most favorable Timing Recovery Technique and its performance attributes which can be utilized by a Programmable Data Rate Digital Satellite Modem operating in a Multi-Carrier Transponder environment. We initiate our discussion by identifying the various types of Timing Recovery Techniques which are described in technical literature and used in digital communications. The operational characteristics and features of each Timing Recovery Scheme will be presented and a comparison to the study requirements will be made.

A candidate scheme will then be chosen based upon the one which offers the most favorable attributes. The performance impact of the candidate Timing Recovery Scheme on Soft Decision Data Sampling (detection) will also be assessed.

Lastly, viable hardware design techniques which utilize DSP Technology will be described for the various functions required in the implementation of the technique. This is concluded with an overall implementation diagram of the proposed Hardware Timing Recovery approach.
Figure 18
"SQUARE LAW"/"ABSOLUTE VALUE"
NONLINEARITY
TIMING RECOVERY SCHEMES

LIF = LOW PASS FILTER
BPF = BANDPASS FILTER
PLL = PHASE LOCKED LOOP

Figure 19
DELAY-LINE DETECTOR
FUNCTIONAL BLOCK DIAGRAM
**Figure 20**

ZERO CROSSING DETECTOR
TIMING RECOVERY TECHNIQUE

**Figure 21**

In-phase/Mid-phase bit synchronizer with inphase and midphase channels. The input clock offset is \( \tau \), and the clock phase estimate is \( \hat{\tau} \). The midphase integrator window width is \( \xi T \) sec. The timing error is \( \epsilon \equiv \tau - \hat{\tau} \).
Figure 22

PRACTICAL IMPLEMENTATION OF DIGITAL TRANSITION TRACKING SYMBOL SYNCHRONIZER FROM REFERENCE 9
Block diagram and waveforms for an absolute-value early-late-gate bit synchronizer. (a) Block diagram: the \( T/4 \) overlap used can be shown to be optimum. (b) Waveforms for \( \tilde{f} = \tau \)

Figure 23
Figure 24

PROPOSED VARIABLE RATE MODULATOR BLOCK DIAGRAM
The overall Block Diagrams of the modulator and demodulator suggested are:

Figure 24: PROPOSED MODULATOR

Figure 25: PROPOSED DEMODULATOR