Formal Verification of a Set of Memory Management Units

E. Thomas Schubert
K. Levitt
University of California
Davis, California

G. C. Cohen
Boeing Military Airplanes
Seattle, Washington

NASA Contract NAS1-18586
March 1992
Preface

This document was generated in support of NASA contract NAS1-18586, Design and Verification of Digital Flight Control Systems Suitable for Fly-By-Wire Applications, Task Assignment 3. Task 3 is associated with formal verification of embedded systems. In particular, this document describes the verification of a set of memory management units (MMU). The verification effort demonstrates the use of hierarchical decomposition and abstract theories. The MMUs can be organized into a complexity hierarchy. Each new level in the hierarchy adds a few significant features or modifications to the lower level MMU. The units described included:


b. A page check TLM with supervisor line.

c. A base and bounds MMU.

d. A virtual address translation MMU.

e. A virtual address translation MMU with memory resident segment table.

The NASA technical monitor for this work is Sally C. Johnson of the NASA Langley Research Center, Hampton, Virginia.

The work was accomplished at Boeing Military Airplanes, Seattle, Washington, and the University of California, Davis, California. Personnel responsible for the work include:

Boeing Military Airplanes:
D. Gangsaas, Responsible Manager
T. M. Richardson, Program Manager
G. C. Cohen, Principal Investigator

University of California:
Dr. K. Levitt, Chief Researcher
Mark R. Heckman, Ph.D. Candidate
# TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0 INTRODUCTION</td>
<td>1</td>
</tr>
<tr>
<td>1.1 Memory Management</td>
<td>1</td>
</tr>
<tr>
<td>1.2 Integration</td>
<td>3</td>
</tr>
<tr>
<td>1.3 Verified Memory Management Units</td>
<td>4</td>
</tr>
<tr>
<td>1.4 Related Work</td>
<td>5</td>
</tr>
<tr>
<td>1.5 HOL</td>
<td>6</td>
</tr>
<tr>
<td>1.5.1 The Language</td>
<td>7</td>
</tr>
<tr>
<td>1.5.2 The Proof System</td>
<td>9</td>
</tr>
<tr>
<td>1.6 Device Specification</td>
<td>10</td>
</tr>
<tr>
<td>1.7 Additional Notation</td>
<td>10</td>
</tr>
<tr>
<td>2.0 AUXILIARY THEORIES</td>
<td>11</td>
</tr>
<tr>
<td>2.1 bitVectors</td>
<td>11</td>
</tr>
<tr>
<td>2.2 Gates</td>
<td>13</td>
</tr>
<tr>
<td>2.3 bitVector Comparison Units</td>
<td>13</td>
</tr>
<tr>
<td>2.3.1 Complete bitVector Comparison Unit</td>
<td>13</td>
</tr>
<tr>
<td>2.3.2 Comparison of bitVector Equality</td>
<td>14</td>
</tr>
<tr>
<td>2.4 Registers</td>
<td>16</td>
</tr>
<tr>
<td>3.0 SIMPLE MEMORY MANAGEMENT UNITS</td>
<td>17</td>
</tr>
<tr>
<td>3.1 Page Check TLM</td>
<td>17</td>
</tr>
<tr>
<td>3.2 Page Check TLM With Supervisor Line</td>
<td>18</td>
</tr>
<tr>
<td>3.3 Base And Bounds MMU</td>
<td>19</td>
</tr>
<tr>
<td>4.0 VIRTUAL ADDRESS TRANSLATION MMU</td>
<td>23</td>
</tr>
<tr>
<td>4.1 Specification</td>
<td>23</td>
</tr>
<tr>
<td>4.2 Implementation</td>
<td>24</td>
</tr>
<tr>
<td>4.3 Verification</td>
<td>25</td>
</tr>
<tr>
<td>5.0 MEMORY-RESIDENT TABLE MMU</td>
<td>27</td>
</tr>
<tr>
<td>5.1 Generic Theories</td>
<td>28</td>
</tr>
<tr>
<td>5.2 Specification</td>
<td>29</td>
</tr>
<tr>
<td>5.3 Implementation</td>
<td>30</td>
</tr>
<tr>
<td>5.4 Memory</td>
<td>31</td>
</tr>
<tr>
<td>5.5 Control Unit</td>
<td>32</td>
</tr>
<tr>
<td>5.6 Memory Management Execution Cycle</td>
<td>35</td>
</tr>
</tbody>
</table>
5.7 Verification ................................................................. 36
5.8 Control Unit Lemmas .................................................. 37

6.0 CONCLUDING REMARKS ......................................... 39
6.1 Future Work .............................................................. 40

REFERENCES ....................................................................... 41

APPENDIX A: BITVECTOR THEORY .................................... 43
APPENDIX B: COMPARISON UNITS ................................... 45
APPENDIX C: PAGECHECK UNITS ..................................... 49
APPENDIX D: BASE AND BOUNDS CHECK UNIT ............... 51
APPENDIX E: VIRTUAL ADDRESS TRANSLATION UNIT ....... 55
APPENDIX F: ABSTRACT MEMORY MANAGEMENT UNIT ...... 61
LIST OF FIGURES

Figure | Page
--- | ---
1.1-1 System Block Diagram | 3
2.3-1 Compare Two Bit Vectors | 15
2.3-2 Compare Two Words For Equality | 15
3.1-1 Page Check TLM | 18
3.2-1 Page Check TLM With Supervisor Line | 19
3.3-1 Base and Bounds MMU | 21
4.2-1 Base and Bounds MMU with Virtual Address Translation | 25
5.5-1 Abstract MMU Internal Block Diagram | 34
5.5-2 Abstract MMU External Block Diagram | 34

LIST OF TABLES

Table | Page
--- | ---
1.5-1 HOL Infix Operators | 8
1.5-2 HOL Binders | 8
1.5-3 HOL Type Operators | 9
5.7-1 Abstract MMU Verification Script Run-Times | 37
5.8-1 Control Unit Theorems | 38
1.0 INTRODUCTION

This report describes the verification of a set of memory management units (MMU). The specification and verification were done using the HOL verification system (ref. 1). The MMUs can be organized into a complexity hierarchy. Each new level in the hierarchy adds a few significant features or modifications to the lower level MMU. The units described include:

- A page check TLM (translation look-aside module).
- A page check TLM with supervisor line.
- A base and bounds MMU.
- A virtual address translation MMU.
- A virtual address translation MMU with memory resident segment table.

Life-critical systems are becoming increasingly dependent on computer systems. Though redundant components in fault-tolerant systems increase reliability, these systems do not exclude errors due to specification or implementation flaws. Building reliable systems out of unreliable components does not guarantee a safe and secure system. Faults resulting from design errors are especially difficult to protect against and can compromise critical functionality (ref. 2). While simulation may discover the presence of errors, it cannot guarantee the absence of errors. Hardware verification can be used to uncover all inconsistencies between a mathematical model of the implementation and the formal specification. Hunt suggests that it is faster to verify a microprocessor design than to exhaustively test one (ref. 3).

Hardware verification requires that a system design is formally shown to satisfy its specification through a mathematical proof. Using theorem proving techniques, an expression describing the behavior of a device is proven to be equivalent in some sense to an expression describing the implementation structure of the device. These expressions concisely describe the behavior of devices in an unambiguous way. The behavioral semantics are clearly defined; providing an accurate basis for building systems (ref. 4).

1.1 MEMORY MANAGEMENT

The principle purpose of an operating system is to manage system resources. Perhaps the most fundamental resource is main memory. On behalf of a program, the operating system allocates
a section of main memory to load the program into before execution. During execution, the operating system will handle dynamic requests for additional memory. Sophisticated operating systems also support additional memory management capabilities including security and virtual memory functions.

As a minimal security function, the operating system must ensure process noninterference. Each process expects that its space will not be modified or read by other processes. Further, different portions of a process can be tagged as readable, writable, executable, or a combination of the three.

Most machines have a physical memory address space that is much smaller than the address space the processor can address. For example, a 32-bit processor may be capable of addressing 4 gigabytes of memory \(2^{32}\) while the machine only has 16 megabytes of actual main memory \(2^{24}\). When several programs are executing, each may expect access to the entire address space. Virtual memory allows the entire address space to appear available to each process.

Left to software alone, security and virtual memory capabilities cannot be completely provided. The functions demand hardware support. These functions may be present as part of the central processing unit (CPU) or as a separate chip. The MMU acts as a filter between the CPU and memory (see Figure 1.1-1).

For each CPU memory request, the MMU determines whether the request will violate security constraints. If virtual memory support is also provided, the MMU will translate a request from a virtual to a real location. When the virtual location does not map to a location presently in memory, the MMU will inform the CPU that a "fault" has occurred.

Security and virtual memory attributes are defined for blocks of contiguous memory. Access to each block can be restricted to be a combination of read, write, or execute permissions. In systems where all blocks are a fixed size, the blocks are referred to as "pages". When the blocks may be of varying size they are referred to as "segments". In many systems both types of objects are present. Segments consist of a varying number of pages. Protection attributes are established on a segment basis and the real address of a memory word is specified on a page basis.

Simple MMUs expect the information for each block to be written to MMU registers (for example, PDP-11). More sophisticated MMUs will access memory resident tables to ascertain a block's status (for example, Intel 80286, 80386 and Motorola 68851). Also a fully functional MMU would utilize a cache to speed up these table accesses. Process management functions are also frequently present. The operating system is responsible for setting up the tables and can construct
Figure 1.1-1: System Block Diagram

1.2 INTEGRATION

The MMU must be designed to work with other processors in a cooperative manner. The MMU must be responsive to the actions of other processors. The CPU and MMU have a codependent relationship. The MMU must know the process id (supervisor or user process), the kind of request (instruction fetch or data fetch), as well as whether the request is a read, write, or execute.

MMU exceptions (bad address, segment fault, page fault, invalid access type) are distinct from interrupts. The CPU must be prepared to handle an MMU exception during the execution of an instruction (as opposed to the standard interrupt mechanism where interrupts are handled only after the end of an executing instruction).

If the CPU performs prefetch, it is possible that the prefetch mechanism will inadvertently fetch an address that would never be executed (due to some sort of jump preceding the execution of this "instruction"). If the MMU generates one of the possible exceptions mentioned above, the CPU must postpone processing the exception until the offending value is actually used.
The MMU must also provide a means for the CPU to perform any operation regardless of possible exceptions. For example, when an external interrupt occurs, the CPU must be able to save the return address on a stack.

MMU's can also extend a CPU's instruction set. Instructions to flush its cache, search or load a translation table entry, or test the access rights of a process may be provided. To support operating system memory management, the MMU may also be responsible for setting a dirty bit within a page descriptor when the page has been modified.

The MMU must be responsive to other devices as well. For example, the activity of a direct memory access unit (DMA) can invalidate MMU cache entries. Either the MMU must watch the bus traffic or a mechanism must be available to the CPU to invalidate cached entries.

1.3 VERIFIED MEMORY MANAGEMENT UNITS

Each of the MMUs are constructed from a combination of gates, registers and word comparison units. The gates and registers were available from previous work; however, the word comparison units were designed and verified for this effort.

The simplest MMU combines a register with a word comparison unit. Addresses from a system bus can be stored in the register or compared with the register's value. An acknowledgment signal is returned to indicate whether or not the address matched the register value. Because the word comparison unit provides result output lines to indicate if the first of two inputs is greater than, less than, or equal to the other, the MMU could be trivially changed to return a different result.

While this MMU is primitive, it provides sufficient hardware support for a segmented or paged memory by combining several units and providing each with a distinct part of the address.

For minimal security, the next MMU uses input from a supervisor line. When the supervisor line is high, the MMU operates in supervisor mode. A new register value can only be stored when the MMU is in supervisor mode. Also, all accesses are authorized when in supervisor mode.

The base and bounds MMU adds two significant enhancements. First, the register is addressed as a memory location. When the supervisor line is high, the address bus value matches the register's predefined address, and the write line is high; the MMU will store the value on the data bus in its register. Also, the MMU logically divides each address into two parts: a page and an offset. The register value is divided in the same manner. For the MMU to validate a memory address, the page address must match with the stored page component and the offset must be less than or equal to
the stored bounds component.

The next MMU adds user mode virtual address translation. System information pertaining to both segment and offset validation and virtual address translation is maintained in a pair of registers. These registers can only be accessed when the MMU is operating in supervisor mode.

The last MMU validates CPU memory requests based on a memory resident segment table. Each segment-specific entry in the table defines the segment's availability, read-write-execute access rights, segment size, and real address location in memory.

The addition of these features reduces the amount of operating system software support. By developing a sophisticated MMU in steps, the construction of the final proof is much more tractable.

In the sections that follow, we briefly describe the HOL theorem prover. Then, we describe the above devices and several auxiliary theories developed to support their verification. The final section is a description of future work, including composing the MMU with a cache.

1.4 RELATED WORK

Neumann proposes a unified hierarchy that accommodates all critical requirements (ref. 5). Responsibility to satisfy each requirement can then be delegated to an appropriate layer of the design. The layers remain interdependent; the more abstract layers relying on the correctness of the lower levels. Formal proofs about the hardware level discharge some of the assumptions made by higher, software levels. Similarly, hardware level proofs often make assumptions about the behavior of the software that are discharged when the level is composed (ref. 6).

There has been significant interest in formal verification as an alternative to simulation (refs. 7, 8, 9 and 10). Hardware verification efforts thus far have focused primarily on a microprocessor as the base for computer systems (refs. 3, 11, 12 and 13).

Perhaps the best known verification effort is that of the VIPER microprocessor (refs. 11, 14 and 15). VIPER is the first microprocessor intended for commercial distribution where a formal verification has been attempted. However, these processors are quite limited. Only Joyce’s microprocessor, Tamarack-3, provides interrupts, and none provide memory management functions necessary to support a secure operating system.

Previous efforts to verify systems have included construction of vertically verified systems with a microprocessor/memory as the system’s base. Joyce has specified and verified a compiler for the verified Tamarack-3 microprocessor (ref. 16).
Computational Logic Inc. has attempted to verify a "stack" of interpreters where the implementation of a level is the specification of the next lower level (ref. 4). In this way, higher levels of the stack define new functionality by collecting the next lower level's functionality. The stack consists of a compiler (Micro-Gypsy), an assembler and linking loader, an operating system, and a microprocessor.

Bevier has verified a simple operating system (KIT), which ensures that tasks are isolated from one another. Implementation of the hardware base has not been verified (refs. 17 and 18). He assumes extensions to the FM8502 microprocessor to provide interrupts, asynchronous I/O, memory management, and supervisor-mode instructions.

1.5 HOL

HOL is a general theorem proving system developed at the University of Cambridge (refs. 1 and 19) that is based on Church's theory of simple types, or higher order logic (ref. 20). Church developed higher order logic as a foundation for mathematics, but it can be used for describing and reasoning about computational systems of all kinds. Higher order logic is similar to the more familiar predicate logic, but allows quantification over predicates and functions, not just variables, allowing more general systems to be described.

HOL grew out of Robin Milner's LCF theorem prover (ref. 21) and is similar to other LCF progeny such as NUPRL (ref. 22). Because HOL is the theorem proving environment used in the body of this work, we will describe it in more detail.

HOL's proof style can be tailored to the individual user, but most users find it convenient to work in a goal-directed fashion. HOL is a tactic based theorem prover. A tactic breaks a goal into one or more subgoals and provides a justification for the goal reduction in the form of an inference rule. Tactics perform tasks such as induction, rewriting, and case analysis. At the same time, HOL allows forward inference and many proofs are a combination of both forward and backward proof styles. Any theorem proving strategy a user employs in connection with HOL is checked for soundness, eliminating the possibility of incorrect proofs.

HOL provides a metalanguage, ML, for programming and extending the theorem prover. Using ML, tactics can be put together to form more powerful tactics, new tactics can be written, and theorems can be combined into new theories for later use. The metalanguage makes the HOL verification system extremely flexible.
In HOL, all proofs, even tactic-based proofs, are eventually reduced to the application of inference rules. Most nontrivial proofs require large numbers of inferences. Proofs of large devices such as microprocessors can take many millions of inference steps. In a proof containing millions of steps, what kind of confidence do we have that the proof is correct? One of the most important features of HOL is that it is secure, meaning that new theorems can only be created in a controlled manner. HOL is based on five primitive axioms and eight primitive inference rules. All high-level inference rules and tactics do their work through some combination of the primitive inference rules. Because the entire proof can be reduced to one using only eight primitive inference rules and five primitive axioms, an independent proof-checking program could check the proof syntactically.

1.5.1 THE LANGUAGE.

The object language of HOL is described in this section. We will discuss HOL's terms and types.

Terms. All HOL expressions are made up of terms. There are four kinds of terms in HOL: variables, constants, function applications, and abstractions (lambda expressions). Variables and constants are denoted by any sequence of letters, digits, underlines, and primes starting with a letter. Constants are distinguished in the logic; any identifier that is not a distinguished constant is taken to be a variable. Constants and variables can have any finite arity, not just 0, and, thus, can represent functions as well.

Function application is denoted by juxtaposition, resulting in a prefix syntax. Thus, a term of the form "t1 t2" is an application of the operator t1 to the operand t2. The term's value is the result of applying t1 to t2.

An abstraction denotes a function and has the form "\( \lambda x. t \)". An abstraction "\( \lambda x. t \)" has two parts: the bound variable x and the body of the abstraction t. It represents a function, \( f \), such that "\( f(x) = t \)". For example, "\( \lambda y. 2y \)" denotes a function on numbers which doubles its argument.

Constants can belong to two special syntactic classes. Constants of arity 2 can be declared to be infix. Infix operators are written "\( \text{rand1 op rand2} \)" instead of in the usual prefix form: "\( \text{op rand1 rand2} \)". Table 1.5-1 shows several of HOL's built-in infix operators.

Constants can also belong to another special class called binders. A familiar example of a binder is \( \forall \). If c is a binder, then the term "\( c \text{ x.t} \)" (where x is a variable) is written as shorthand for the term "\( c(\lambda x. t) \)". Table 1.5-2 shows several of HOL's built-in binders.
### Table 1.5-1: HOL Infix Operators

<table>
<thead>
<tr>
<th>Operator</th>
<th>Application</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>( = )</td>
<td>( t_1 = t_2 )</td>
<td>( t_1 ) equals ( t_2 )</td>
</tr>
<tr>
<td>( , )</td>
<td>( t_1, t_2 )</td>
<td>the pair ( t_1 ) and ( t_2 )</td>
</tr>
<tr>
<td>( \land )</td>
<td>( t_1 \land t_2 )</td>
<td>( t_1 ) and ( t_2 )</td>
</tr>
<tr>
<td>( \lor )</td>
<td>( t_1 \lor t_2 )</td>
<td>( t_1 ) or ( t_2 )</td>
</tr>
<tr>
<td>( \Rightarrow )</td>
<td>( t_1 \Rightarrow t_2 )</td>
<td>( t_1 ) implies ( t_2 )</td>
</tr>
</tbody>
</table>

### Table 1.5-2: HOL Binders

<table>
<thead>
<tr>
<th>Binder</th>
<th>Application</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>( \forall )</td>
<td>( \forall x. t )</td>
<td>for all ( x, t )</td>
</tr>
<tr>
<td>( \exists )</td>
<td>( \exists x. t )</td>
<td>there exists an ( x ) such that ( t )</td>
</tr>
<tr>
<td>( \varepsilon )</td>
<td>( \varepsilon x. t )</td>
<td>choose an ( x ) such that ( t ) is true</td>
</tr>
</tbody>
</table>

In addition to the infix constants and binders, HOL has a conditional statement that is written \( a \rightarrow b \mid c \), meaning "if \( a \), then \( b \), else \( c \)."

**Types.** HOL is strongly typed to avoid Russell's paradox and others like it. Russell's paradox occurs in a high order logic when one can define a predicate that leads to a contradiction. Specifically, suppose that we define \( P \) as \( P(x) = \neg x(x) \) where \( \neg \) denotes negation. \( P \) is true when its argument applied to itself is false. Applying \( P \) to itself leads to a contradiction since \( P(P) = \neg P(P) \) (i.e., \( true = false \)). This kind of paradox can be prevented by typing since, in a typed system, the type of \( P \) would never allow it to be applied to itself.

Every term in HOL is typed according to the following recursive rules:

a. Each constant or variable has a fixed type.

b. If \( x \) has type \( \alpha \) and \( t \) has type \( \beta \), the abstraction \( \lambda x. t \) has the type \( (\alpha \rightarrow \beta) \).

c. If \( t \) has the type \( (\alpha \rightarrow \beta) \) and \( u \) has the type \( \alpha \), the application \( t \ u \) has the type \( \beta \).

Types in HOL are built from type variables and type operators. Type variables are denoted by a sequence of asterisks \((\ast)\) followed by a (possibly empty) sequence of letters and digits. Thus, \( \ast \), \( \ast\ast \), and \( \ast ab2 \) are all valid type variables. All type variables are universally quantified implicitly, yielding type polymorphic expressions.

Type operators construct new types from existing types. Each type operator has a name
Table 1.5-3: HOL Type Operators

<table>
<thead>
<tr>
<th>Operator</th>
<th>Arity</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>bool</td>
<td>0</td>
<td>booleans</td>
</tr>
<tr>
<td>ind</td>
<td>0</td>
<td>individuals</td>
</tr>
<tr>
<td>num</td>
<td>0</td>
<td>natural numbers</td>
</tr>
<tr>
<td>( *) list</td>
<td>1</td>
<td>lists of type *</td>
</tr>
<tr>
<td>( *, **) prod</td>
<td>2</td>
<td>products of * and **</td>
</tr>
<tr>
<td>( *, **) sum</td>
<td>2</td>
<td>coproducts of * and **</td>
</tr>
<tr>
<td>( *, **) fun</td>
<td>2</td>
<td>functions from * to **</td>
</tr>
</tbody>
</table>

(denoted by a sequence of letters and digits beginning with a letter) and an arity. If \( \sigma_1, \ldots, \sigma_n \) are types and \( \text{op} \) is a type operator of arity \( n \), then \((\sigma_1, \ldots, \sigma_n) \text{op}\) is a type. Note that type operators are postfix while normal function application is prefix or infix. A type operator of arity 0 is a type constant.

HOL has several built-in types, which are listed in Table 1.5-3. The type operators bool, ind, and fun are primitive. HOL has a special syntax that allows \((*,**) \text{prod}\) to be written as \((* \& **)\), \((*,**) \text{sum}\) to be written as \((* + **)\), and \((*,**) \text{fun}\) to be written as \((* \rightarrow **)\).

1.5.2 THE PROOF SYSTEM.

HOL is not an automated theorem prover but is more than simply a proof checker, falling somewhere between these two extremes. HOL has several features that contribute to its use as a verification environment:

a. Several built-in theories, including booleans, individuals, numbers, products, sums, lists, and trees. These theories contain the five axioms that form the basis of higher order logic as well as a large number of theorems that follow from them.

b. Rules of inference for higher order logic. These rules contain not only the eight basic rules of inference from higher order logic, but also a large body of derived inference rules that allow proofs to proceed using larger steps. The HOL system has rules that implement the standard introduction and elimination rules for Predicate Calculus as well as specialized rules for rewriting terms.
e. A collection of tactics. Examples of tactics include: \texttt{REWRITE_TAC} which rewrites a goal according to some previously proven theorem or definition; \texttt{GEN_TAC} which removes unnecessary universally quantified variables from the front of terms; and \texttt{EQ_TAC} which says that to show two things are equivalent, we should show that they imply each other.

d. A proof management system that keeps track of the state of an interactive proof session.

e. A metalanguage, ML, for programming and extending the theorem prover. Using the metalanguage, tactics can be put together to form more powerful tactics, new tactics can be written, and theorems can be aggregated to form new theories for later use. The metalanguage makes the verification system extremely flexible.

1.6 DEVICE SPECIFICATION

Circuits and devices are described in HOL using a mixture of functions and predicates. Universally quantified variables are used to specify input and output device lines while internal device lines are existentially quantified. The specifications are generally defined to model a state transition system. A specification defines the state and environment at time $t+1$, as a function of the state and environment at time $t$.

1.7 ADDITIONAL NOTATION

In the text, various fonts will be used to denote constants, definition names and object types. The turnstile symbol $\vdash$, is used to indicate that the term is a theorem which has been formally proven in the logic. When the subscript "def" is present (eg $\vdash_{def}$), the theorem is simply a definition.
2.0 AUXILIARY THEORIES

An MMU will receive as input both boolean control signals and word values. The word values are abstractly viewed as addresses into memory, but take the concrete form of an array of boolean values or bits. This sequence of bits will be referred to as a "bitVector". To support the verification of the MMUs, a theory defining how bitVectors can be ordered was constructed.

A theory describing a device that compares bitVectors was also constructed. The device accepts two bitVectors and returns a result indicating whether the first bitVector is greater than, less than or equal to the second bitVector.

2.1 BITVECTORS

BitVectors are represented by the type :num→bool, but are constrained to be a finite length. BitVectors are functions that, when applied to a number, return the bit at that offset. Given a bitVector \( B \) with length \( n+1 \), the term \( B 0 \) returns the least significant bit value and the term \( B n \) returns the most significant bit value.

The bitVector theory contains function definitions to compare bitVectors and to compare subsequences of bitVectors. The definitions are recursive so that they may apply to bitVectors of any length. Many of the functions expect the first argument to be the offset of the most significant bit (msb) of a bitVector.

The auxiliary definitions \textsc{arb}, \textsc{zeros} and \textsc{abs} are defined in the box below. \textsc{arb} uses the Hilbert choice operator to return an arbitrary bit (boolean) value. \textsc{zeros} serves as a bitVector of \( \mathbb{F} \) values. The curried function expects width and bit offset number arguments and returns \( \mathbb{F} \) for any line within the width range and an arbitrary value of type \( \text{bool} \) otherwise.

Signals are defined similarly to bitVectors. The concrete type is defined as :time→bitVector (or :num→num→bool). However, it is convenient for signals to appear to be of type :num→time→bool. The function \textsc{abs} reorders arguments so that abstract signals are implemented by a function involving bitVectors.

\[
\begin{align*}
\text{def } \textsc{arb} & = \textsc{arb} = \varepsilon (x:\text{bool}) \cdot \mathbb{F} \\
\text{def } \textsc{zeros} & = \textsc{zeros} w n = (n \leq w) \rightarrow \mathbb{F} \mid \textsc{arb} \\
\text{def } \textsc{abs} & = \textsc{abs} (w:\text{num}) (\text{sig} :\text{num→num→bool}) (t:\text{num}) (n:\text{num}) \\
 & \quad = n \leq w \rightarrow \text{sig} n t \mid \textsc{arb}
\end{align*}
\]
Definitions `bvEQUAL`, `bvGREATER` and `bvLESS` correspond to the numeric comparison functions: equal, greater than and less than. These definitions reflect a two-complement interpretation of bitVectors where the least significant bit is bit 0. T is used for the bit value 1 and F for the bit value 0. The first argument specifies the most significant bit offset and is followed by two bitVectors. The definitions, being recursive, specify a base case (where the msb offset is zero), and the inductive case. Note that `bvLESS` is defined as a function of `bvGREATER` with the bitVector arguments reversed.

\[
\begin{align*}
\vdash \text{def } & (\text{bvEQUAL } 0 \ a \ b = (a\ 0 \ b\ 0)) \land \\
& (\text{bvEQUAL } (\text{suc } n) \ a \ b = (\text{bvEQUAL } n\ a\ b \land (a\ (\text{suc } n) = (b\ (\text{suc } n)))) )
\end{align*}
\]

\[
\begin{align*}
\vdash \text{def } & (\text{bvGREATER } 0 \ a \ b = (a\ 0 \land \neg b\ 0)) \land \\
& (\text{bvGREATER } (\text{suc } n) \ a \ b = \\
& ((a\ (\text{suc } n) \land \neg b\ (\text{suc } n)) \lor \\
& ((a\ (\text{suc } n) = b\ (\text{suc } n)) \land \text{bvGREATER } n\ a\ b))
\end{align*}
\]

\[
\vdash \text{def } \text{bvLESS } n \ a \ b = \text{bvGREATER } n \ b \ a
\]

Comparison definitions, which only consider a contiguous section of a bitVector are also defined. `bvPART` constructs a bitVector given a range and a bitVector. Outside the range, the new bitVector returns F, while within the range, the new bitVector returns the old bitVector's corresponding value. Definitions `bvEqbit` is a shorthand to compare two bits. `bvPartEQUAL`, and `bvPartGREATER`, `bvPartLESS` compare contiguous sections of bitVectors; from a specified top bit down to a specified bottom bit.

\[
\begin{align*}
\vdash \text{def } & \text{bvPART } \text{max } \text{min } (\text{sig}:\text{num} \to \text{bool}) \ (n:\text{num}) \\
& = (n > \text{max}) \to \text{F} \lor (n < \text{min}) \to \text{F} \lor \text{sig } n
\end{align*}
\]

\[
\begin{align*}
\vdash \text{def } & \text{bvEqbit } x \ a \ b = (a\ x = (b\ (x: \text{num})) : \text{bool})
\end{align*}
\]

\[
\begin{align*}
\vdash \text{def } & \text{bvPartEQUAL } 0 \ y \ a \ b = \\
& ((y = 0) \to (\text{bvEqbit } 0\ a\ b \lor \text{F})) \land \\
& (\text{bvPartEQUAL } (\text{suc } x) \ y \ a \ b = \\
& ((\text{suc } x) > y \to (\text{bvEqbit } (\text{suc } x)\ a\ b \land (\text{bvPartEQUAL } x \ y \ a\ b)) \lor \\
& ((\text{suc } x) = y \to (\text{bvEqbit } (\text{suc } x)\ a\ b \lor \text{F}))
\end{align*}
\]

\[
\begin{align*}
\vdash \text{def } & \text{bvPartGREATER } (\text{suc } x) \ y \ a \ b = \\
& ((\text{suc } x) > y) \to \\
& ((a\ (\text{suc } x) \land \neg b (\text{suc } x)) \lor \\
& ((a\ (\text{suc } x) = b\ (\text{suc } x)) \land \text{bvPartGREATER } x \ y \ a \ b)) \lor \\
& ((\text{suc } x) = y \to (a\ (\text{suc } x) \land \neg b (\text{suc } x)) \lor \text{F}))
\end{align*}
\]

\[
\vdash \text{def } \text{bvPartLESS } x \ y \ a \ b = \text{bvPartGREATER } x \ y \ a \ b
\]

12
2.2 GATES

The devices are constructed from the gates described below. The gates \( \text{inv} \), \( \text{nor}_2 \) and \( \text{nand}_2 \) are assumed to be primitive, and from these we construct \( \text{and}_2 \_\text{imp} \) and \( \text{or}_2 \_\text{imp} \).

\[
\begin{align*}
\text{inv} & : \text{in} \rightarrow \text{out} = (\text{out} = \neg \text{in}) \\
\text{nor}_2 & : \text{a} \rightarrow \text{b} \rightarrow \text{out} = (\text{out} = \neg (\text{a} \lor \text{b})) \\
\text{nand}_2 & : \text{a} \rightarrow \text{b} \rightarrow \text{out} = (\text{out} = \neg (\text{a} \land \text{b})) \\
\text{and}_2 \_\text{imp} & : \text{a} \rightarrow \text{b} \rightarrow \text{out} = (\exists \ p. \ \text{nand}_2 \ a \ p \land \text{inv} \ p \ \text{out}) \\
\text{or}_2 \_\text{imp} & : \text{a} \rightarrow \text{b} \rightarrow \text{out} = (\exists \ p. \ \text{nor}_2 \ a \ p \land \text{inv} \ p \ \text{out})
\end{align*}
\]

2.3 BITVECTOR COMPARISON UNITS

Two bitVector comparison units are constructed. The first compare unit produces three boolean results indicating either a greater than, less than or equal relation between the two input bitVectors. Frequently all that is needed is a device that recognizes two bitVectors as equal. The second unit compares two bitVectors for equality as defined by the bitVector definition \( \text{bvEQU}_\text{L} \).

2.3.1 COMPLETE BITVECTOR COMPARISON UNIT

The bitVector comparison unit takes two words as input and produces three boolean results indicating whether the first was greater than, less than, or equal to the second bitVector. The specification and implementation definitions are constructed recursively. We begin by defining a specification \( \text{bitComp\_spec} \), and implementation \( \text{bitComp\_imp} \), for a device where the inputs \( \text{(first, sec)} \) are each a single bit rather than a bitVector. The implementation is proved to be equivalent to the specification. Note the existentially quantified variables \( p \) and \( q \) are lines internal to the device.

\[
\begin{align*}
\text{bitComp\_spec} & : \text{first} \rightarrow \text{sec} \rightarrow g \rightarrow \text{e} = \\
& \quad (g = (\text{first} \land \neg \text{sec})) \land \\
& \quad (1 = (\neg \text{first} \land \text{sec})) \land \\
& \quad (\text{e} = (\text{first} = \text{sec})) \\
\text{bitComp\_imp} & : \text{first} \rightarrow \text{sec} \rightarrow g \rightarrow \text{e} = \\
& \quad (\exists \ p \ q. \ \text{inv} \ \text{first} \ p \land \text{inv} \ \text{sec} \ q \land \\
& \quad \text{nor}_2 \ p \ \text{sec} \ g \land \\
& \quad \text{nor}_2 \ q \ \text{first} \ 1 \land \\
& \quad \text{nor}_2 \ g \ \text{1} \ e) \\
\text{bitComp\_imp} & : \text{first} \rightarrow \text{sec} \rightarrow g \rightarrow \text{e} = \text{bitComp\_spec} \ \text{first} \rightarrow \text{sec} \rightarrow g \rightarrow \text{e}
\end{align*}
\]
Definitions for two-bit words can be constructed in a similar manner as shown below. The implementation \( \text{compComb\_imp} \) is proved to be equivalent to the specification \( \text{compComb\_spec} \).

\[
\begin{align*}
\text{\texttt{\#def compComb\_spec \ g0 \ g1 \ 10 \ 11 \ e0 \ e1 \ g1 \ e =}} \\
(g = (g1 \lor (e1 \land g0)) \land \\
(l = (l1 \lor (e1 \land l0))) \land \\
(e = (e1 \land e0))
\end{align*}
\]

\[
\begin{align*}
\text{\texttt{\#def compComb\_imp \ g0 \ g1 \ 10 \ 11 \ e0 \ e1 \ g1 \ e =}} \\
\exists \ p \ q. \ (\text{and2\_imp \ e1 \ g0 \ p}) \land \ (\text{or2\_imp \ g1 \ p \ g}) \land \\
(\text{and2\_imp \ e1 \ l0 \ q}) \land \ (\text{or2\_imp \ l1 \ q \ l}) \land \\
(\text{and2\_imp \ e1 \ e0 \ e})
\end{align*}
\]

\[
\begin{align*}
\vdash \text{compComb\_imp \ g0 \ g1 \ 10 \ 11 \ e0 \ e1 \ g1 \ e = \text{compComb\_spec \ g0 \ g1 \ 10 \ 11 \ e0 \ e1 \ g1 \ e}
\end{align*}
\]

Using the bitVector comparison definitions and the \text{bitComp} specification and implementation, a compare unit for an arbitrary sized bitVector is defined using recursive definitions and verified.

\[
\begin{align*}
\text{\texttt{\#def comp\_spec \ n \ a \ b \ g1 \ e =}} \\
(\ g = (\ \text{bvGREATER \ n \ a \ b})) \land \\
(\ l = (\ \text{bvLESS \ n \ a \ b})) \land \\
(\ e = (\ \text{bvEQUAL \ n \ a \ b}))
\end{align*}
\]

\[
\begin{align*}
\text{\texttt{\#def \ (comp\_imp \ 0 \ a \ b \ gr \ ls \ eq = \ (bitComp\_imp \ (a \ 0) \ (b \ 0) \ gr \ ls \ eq)) \land}} \\
\text{\texttt{\ (comp\_imp \ (SUC \ n) \ a \ b \ gr \ ls \ eq =}} \\
\exists \ gm \ ln \ em \ gn \ ln \ en \cdot \\
(\text{comp\_imp \ n \ a \ b \ gn \ ln \ en}) \land \\
(\text{bitComp\_imp \ (a \ (SUC \ n)) \ (b \ (SUC \ n)) \ gm \ ln \ em}) \land \\
(\text{comp\_imp \ gn \ gm \ ln \ en \ gm \ ln \ em \ gr \ ls \ eq})
\]

\[
\begin{align*}
\vdash \text{comp\_imp \ n \ a \ b \ great \ less \ equ = \ comp\_spec \ n \ a \ b \ great \ less \ equ}
\end{align*}
\]

An example of an implementation for bitVectors of length three is in Figure 2.3-1.

### 2.3.2 COMPARISON OF BITVECTOR EQUALITY

Frequently, the full power of the compare unit described above is not required. For example, for a device to recognize bus requests directed to it, the device need only compare for equality the bus address with a predefined address. Note that an equality comparison unit also requires many fewer gates.

The equality comparison unit is defined in a manner similar to the full comparison unit. First, we construct a device that recognizes bit equality, and then we construct an equality unit for arbitrary sized bitVector inputs. Figure 2.3-2 shows an equality comparison unit for bitVectors of length three.
Figure 2.3.1: Compare Two Bit Vectors

Figure 2.3.2: Compare Two Words For Equality
\[ t \text{def} \ bitEq \text{spec first sec } e = \] 
\[ (e = (\text{first } = \text{sec })) \]

\[ t \text{def} \ bitEq \text{imp first sec } e = \] 
\[ \exists i. \ (\text{nor} \ first \ sec \ i) \land \] 
\[ (\text{and2} \ first \ sec \ j) \land \] 
\[ (\text{or2} \ imp \ i \ j \ e) \]

\[ t \text{def} \ bit \text{imp first sec } e = \ bitEq \text{spec first sec } e \]

\[ t \text{def} \ compEq \text{spec n a b } e = (e = (\text{bvEQUAL n a b})) \]

\[ t \text{def} \ (\text{compEq} \text{imp } 0 \ a \ b \ eq = (\text{bitEq} \text{imp } (a \ 0) \ (b \ 0) \ eq)) \land \] 
\[ (\text{compEq} \text{imp } (\text{SUC } n) \ a \ b \ eq = \] 
\[ \exists en \ em. \] 
\[ (\text{compEq} \text{imp } n \ a \ b \ en) \land \] 
\[ (\text{bitEq} \text{imp } (a \ (\text{SUC } n)) \ (b \ (\text{SUC } n)) \ em) \land \] 
\[ (\text{and2} \ imp \ en \ em \ eq)) \]

\[ t \text{def} \ compEq \text{imp } n \ a \ b \ e = \ compEq \text{spec } n \ a \ b \]

\section*{2.4 REGISTERS}

Registers are used to store the state of an MMU over time. This theory was implemented by Phil Windley and included in this report for the sake of completeness.

Registers receive an input bitVector, and clear and load control signals. A register's output at time \( t+1 \) depends on its input control lines \( \text{clr} \) and \( \text{ld} \) at time \( t \). The output remains unchanged if both control lines are F. If both lines are high, the register is cleared. A register implementation is constructed from primitive gates, and a formal proof shows the implementation is equivalent to the specification.

\[ t \text{def} \ regSpec \ i \ ld \ clr \ out = \] 
\[ (\forall t: \text{num}. \ \text{out}(t+1) = (\text{clr} \ t \rightarrow \text{ZEROES } w) \lor \text{ld} \ t \rightarrow i \ t \lor \text{out} \ t) \land \] 
\[ (\text{out } 0 = \text{ZEROES } w) \]

\[ t \text{def} \ (\text{regImp } 0 \ i \ ld \ clr \ out = d\text{ff } (i \ 0) \ ld \ clr \ (\text{out } 0)) \land \] 
\[ (\text{regImp } (\text{SUC } n) \ i \ ld \ clr \ out = ((\text{regImp } n \ i \ ld \ clr \ out) \land \] 
\[ (d\text{ff } (i \ (\text{SUC } n)) \ ld \ clr \ (\text{out } (\text{SUC } n)))))) \]

\[ t \text{def} \ regImp \ i \ ld \ clr \ out = \ regSpec \ i \ ld \ clr \ (\text{ABS } w \ i) \ ld \ clr \ (\text{ABS } w \ out) \]
3.0 SIMPLE MEMORY MANAGEMENT UNITS

3.1 PAGE CHECK TLM

The page check TLM (translation look-aside module) is the simplest MMU. Protection is generally needed on a page or segment basis; rarely on a word basis. Memory addresses can be decomposed into a page and a page offset descriptor. The page check TLM acts only on the page descriptor.

The device will either compare a received page descriptor with another value previously stored in a register or store a new value for future comparisons. When a comparison is performed, the unit returns T when the two values are the same. The device is expected to return a result one time epoch after receiving its inputs. The units are defined using the auxiliary definitions mentioned in the previous section and are correct for all bitVector widths. To isolate the timing dependencies, the specification is divided into two parts: pgCk and pgCk-spec.

The definition pgCk-spec describes the timing details. The register and acknowledgment output values at t+1 are a function of the input values at time t. The function is specified by pgCk.

The definition pgCk accepts a bitVector address, a write/compare command line and a register and returns a tuple containing the resultant register value and acknowledgment output. If the command line is T, the register is updated and the output acknowledgment is set to T (regardless of the comparison result). If the command line is F, indicating a comparison should be performed, the output acknowledgment is dependent on the result of the comparison.

The implementation pgCk.imp is constructed by composing a register, a comparison unit and an OR gate (Fig. 3.1-1). The definitions show the use of the ABS function to allow signals to take arguments out of order. The implementation is shown to imply the specification.

---

1. Here a page is a contiguous block of memory words; each block being a fixed length. Segments are blocks of words but all segments need not be of the same length.
2. Note that the concrete implementation of a page descriptor is a subsequence of a bitVector.
3. The reset box in the figure is set to F in the definition.
The simple page check unit cannot guarantee that processes will not interfere with one another. Processes cannot be trusted to leave the page check unit's register unmodified. The above unit cannot prevent a process from writing to the TLM unit and altering the protection scheme intended by the operating system kernel. The enhanced unit receives input from a supervisor input line. Only when the supervisor line is high, can a write to the page check register occur.

We assume that the CPU has two control states: a supervisor state intended for operating system use and a user state for use by application processes. Generally, the supervisor line status is defined by a bit in the central processing unit's program status word (PSW). Microprocessors, designed for multiprocessing, restrict access to the PSW so that process status bits (including the supervisor bit) can be modified only when the system is executing in supervisor state. This scheme assumes that nonkernel tasks execute in user state. The supervisor bit can be extended into a process identifier field or a security ring field.

The implementation requires one additional AND gate and an internal line. The proof is quite similar to the pgCk proof; it requires an additional case split to deal with the supervisor line.
Figure 3.2.1: Page Check TLM With Supervisor Line

3.3 BASE AND BOUNDS MMU

The base and bounds MMU (bb-MMU) extends the capabilities of the page check devices. This last "simple" MMU is actually much more sophisticated than the previous devices. While the page check units left unspecified how the device's register is addressed, the bb-MMU provides a more complete interface to a system bus. The device expects inputs consisting of an address (in bitVector form), a supervisor line, a read/write line and a data value. When a request is valid, the device asserts an acknowledgment signal.

The bb-MMU is positioned between the CPU and memory and must recognize when bus requests are targeted to itself. The bb-MMU protection register is accessed as a memory location. When the supervisor line input is asserted (T) the bb-MMU will operate in supervisor mode.

In supervisor mode, the bb-MMU compares a memory request's bus address with a constant to determine whether the protection register is being accessed. If the address does match and the read/write line is T, then the protection register value will be updated. Whether the protection
register is updated or not, the acknowledgment line will be asserted.

In user mode, the bb-MMU decomposes the input address and register output into a segment and offset component. The bb-MMU verifies that the address segment matches the stored segment component (the base) and that the address offset is not greater than the stored offset (the bounds). The top bits (between $n$ and $s$) of the address bitVector represent the segment identifier.

The specification is divided into parts to distinguish the supervisor and user mode behaviors. The specification baseBoundCk_spec is only valid when the segment offset size $s$ is less than the bitVector size $n$. Note that the data and address bitVector sizes are implicitly defined to be the same length. The specification defines the resulting state as a tuple consisting of the protection register value and the acknowledgment line value. When the supervisor line is high, $bbSUPERV$ defines the result state, otherwise, $bbCOMP$ defines the result state.

The parameter ADDR represents an unspecified constant denoting the address of the protection register.

```
\[\text{def} \quad bbSUPERV n \# \text{bbReg addr data ADDR rw} =
\begin{align*}
\text{(rw} & \rightarrow (\text{bvEQUAL n addr ADDR} \rightarrow (\text{data, T:bool}) \downarrow \text{bbReg, T})) \\
& \downarrow \text{(bbReg, T)}
\end{align*}
\]

\[\text{def} \quad \text{bbCOMP n s \# \text{bbReg addr} =}
\begin{align*}
\text{(bvEQUAL n (bvPART n s \# bbReg) (bvPART n s addr} & \downarrow \neg (\text{bvGREATER s addr bbReg}) \\
& \rightarrow (\text{bbReg, T:bool}) \downarrow \text{bbReg, F})
\end{align*}

\[\text{def} \quad \text{bbNextState n s \# \text{bbReg addr data ADDR super rw} =}
\begin{align*}
\text{(super} & \rightarrow \text{bbSUPERV n bbReg addr data ADDR rw} \uparrow \\
& \downarrow \text{bbCOMP n s bbReg addr})
\end{align*}

\[\text{def} \quad \text{baseBoundCk_spec n s \# \text{bbReg addr data ADDR super rw ack} =}
\begin{align*}
\text{(s} & < n) \Rightarrow \forall \text{ t}. \text{ (bbReg}(t+1), \text{ack}(t+1)) = \\
& \text{bbNextState n s (bbReg t) (addr t) (data t) ADDR (super t) (rw t)}
\end{align*}
```

The implementation is defined using primitive gates, as well as the register and full comparison unit described previously. A more efficient implementation would use the equality comparison unit. The abstract function PRT is used to split off a subsection of a bitVector.
The proof is substantially more complicated than the proofs for the page check units. In the process of verifying that the implementation implies the specification, several intermediate lemmas are useful. While they are all seemingly obvious, HOL requires a proof for each.
Proving the final theorem required 492.7 seconds of CPU time and generated 31,227 intermediate theorems.

Proper management of the register's contents ensures that a process can only modify a specified address space. Although very simple, a set of these devices composed together would be sufficient to satisfy a system's security need to enforce process noninterference. While the use of multiple devices is not strictly necessary, a system with several devices might considerably reduce operating system overhead.
4.0 VIRTUAL ADDRESS TRANSLATION MMU

The MMU is programmed through two memory-mapped control registers:

a. A protection register governs the range of valid virtual memory addresses a process may access.

b. A translate address register designates the base real address accessible in memory.

Processes cannot be trusted on their own to leave the unit's registers unmodified. Only when the supervisor line is high will the unit permit a register write. This ensures that the security protection scheme intended by the operating system kernel cannot be altered intentionally or unintentionally by user processes. This scheme assumes that nonkernel tasks execute in user state. The supervisor bit can be extended into a process identifier field or a security ring field.

The protection register and virtual addresses are partitioned into a segment and an offset. A request is validated if the segment address matches the stored segment component and the offset is less than or equal to the stored bounds component. When a request is validated, the MMU constructs a real address using the offset of the requested address and the translate address register. When the supervisor line is asserted, all accesses are authorized and address translation is not performed.

4.1 SPECIFICATION

The abstraction functions PRT and PRTA are used to split off a subsection of a bitVector. The function definition VtoR, creates a real address by replacing the segment identifier with the real base offset; the bottom $s$ bits of the virtual address remain unchanged.

\[
\begin{align*}
\text{def} & \text{ PRT } w \text{ max } \text{ min } (\text{sig} : \text{num} -\text{num} -\text{bool}) (t : \text{num}) (n : \text{num}) = \\
(n > \text{max}) & \rightarrow F \\
(n < \text{min}) & \rightarrow F \\
(n \leq w) & \rightarrow (\text{sig n t}) = \text{ARB}
\end{align*}
\]

\[
\begin{align*}
\text{def} & \text{ PRTA } w \text{ max } \text{ min } (\text{sig} : \text{num} -\text{bool}) (n : \text{num}) = \\
(n > \text{max}) & \rightarrow F \\
(n < \text{min}) & \rightarrow F \\
(n \leq w) & \rightarrow (\text{sig n}) = \text{ARB}
\end{align*}
\]

\[
\begin{align*}
\text{def} & \text{ VtoR realA virtA s n = } (n > s) \rightarrow (\text{realA n} : \text{bool} \mid \text{virtA n})
\end{align*}
\]

\[\text{Footnotes:}\]

4. Here a page is a contiguous block of memory words; each block being a fixed length. Segments are blocks of words but all segments need not be of the same length.

5. Please see the appendix for a description of bitVectors and many of the device building blocks.
The specification `virtBBck.spec` is defined as a state transition system. The specification defines the state and environment at time $t+1$, as a function of the state and environment at time $t$. The state is maintained in variables (bbReg, vaReg). The input environment consists of the address bus value, data bus value, and control bus signals (addr, data, super, rw). The output environment consists of a request validation line and a real address (ack, outAddr). The functions `vSUPERV` and `vCOMP` define the supervisor and user mode behaviors, respectively. The parameters $m$, $s$ and ADDR serve as constants defining the most significant bitVector bit, the most significant address offset bit and the base address of the MMU registers. The size of the bitVectors must be greater than the segment offset for the specification to be meaningful.

```
1-def vSUPERV n bbReg vaReg addr data ADDR rw =
    ( (rw \ (bvEQUAL n (bvPART n i addr) (bvPART n i ADDR)) )
    \ (addr 0) \ (data, vaReg, addr, T:bool) |
    (bbReg, data, addr, T:bool) |
    (bbReg, vaReg, addr, T) )
1-def VtoR realA virtA s n = (n > s) \ (realA n):bool | (virtA n)
1-def vCOMP n s bbReg vaReg addr =
    (bvEQUAL n (bvPART n s bbReg)(bvPART n s addr) \ 
    \ (bvGREATER s addr bbReg) )
    \ (bbReg, vaReg, (VtoR vaReg addr s), T:bool) |
    (bbReg, vaReg, addr, F)
1-def vNextState n s bbReg vaReg addr data ADDR super rw =
    super \ vSUPERV n bbReg vaReg addr data ADDR rw |
    vCOMP n s bbReg vaReg addr
1-def virtBBck_spec n s bbReg vaReg addr data ADDR super rw ack outAddr =
    (s < n) \ 
    V t. ( bbReg(t+1),vaReg(t+1), outAddr(t+1), ack(t+1) ) =
    vNextState n s (bbReg t) (vaReg t) (addr t) (data t) | 
    ADDR (super t) (rw t)
```

### 4.2 IMPLEMENTATION

The implementation `virtBBck.imp` is defined using primitive gates, registers and the full comparison unit described previously. A more efficient implementation would use an equality comparison unit. The function `pick.imp` defines a bitVector MUX. The datapath can be seen in Figure 4.2-1.
4.3 VERIFICATION

Several simple intermediate lemmas were proven with the final theorem requiring 1,209 seconds of CPU time executing on a Sun SparcStation. The final proof generated 64,185 primitive inferences.
Several of these units could be combined to provide sufficient hardware support for a segmented and paged memory. This design also supports multiple process requirements assuming the top bits of an address specify a process identifier.
5.0 MEMORY-RESIDENT TABLE MMU

This MMU provides protection and address translation on a segment basis. These functions are only in effect when the MMU operates in user mode. When operating in supervisor mode, the memory protection mechanism is inactive and requests are passed through without address translation.

Addresses consist of a segment identifier and a segment offset. The segment identifier is used to fetch the segment descriptor. Segment descriptors are located in a memory-resident table and consist of two words. The first word specifies the segment size and read, write and execute permissions. The second word acts as a base address for the segment’s real location in memory. To translate from a virtual address to a real address, the MMU adds the segment offset to the segment base address. To support segment paging, the first word also contains a bit indicating whether the segment is presently in memory. If this bit is F, the operating system is free to use the second word as a disk offset or in any other fashion.

The location of the table is determined by the MMU's segment table pointer register. This register is accessible only in supervisor mode. The MMU assumes the table provides an entry for all possible segment descriptors.

```
<table>
<thead>
<tr>
<th>n</th>
<th>s-1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>+-------------+---------+</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0:</td>
<td>Avail</td>
<td>Read</td>
</tr>
<tr>
<td>+-------------+---------+</td>
<td></td>
<td></td>
</tr>
<tr>
<td>+-------------+---------+</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1:</td>
<td>Real Offset</td>
<td></td>
</tr>
<tr>
<td>+------------------------------+</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

The MMU described here must fetch a descriptor from memory for each access. Initial work on a cache to speed up performance is discussed in a subsequent section.

The previous units were constructed in a bottom up manner—from the gate level up. Using the verification of these units as a model, devices that compare one bit vector with another in an arbitrary way could be specified and successfully verified. The device described in this section takes a top-down approach to the verification of a much more complicated device. The implementation level here is the electronic block level. We construct a generic theory describing an MMU where several functions are left abstract.
5.1 GENERIC THEORIES

A generic theory consists of three parts:

a. An abstract representation of the uninterpreted constants and types in the theory. The abstract representation contains a set of abstract operations and a set of abstract objects. The semantics of the abstract representation are unspecified. Inside the theory, we don't know what the objects and operations mean.

b. A list of theory obligation predicates defining relationships between members of the abstract representation. When a theory is instantiated, these predicates must be proven about the concrete representation. Within the theory, the obligations represent axiomatic knowledge. The abstract MMU theory does not contain any theory obligations.

c. A collection of abstract theorems about the representation.

For a more complete description of abstract theories see (ref. 23).

Using the abstract theory package, a set of selector functions can be created. When applied to an abstract representation, a selector function extracts the desired function.

Instead of dealing with concrete data types such as bitVectors with a specific length, the abstract MMU works with data values of abstract types *wordn, *address and *memory. The abstract representation provides a set of functions that manipulate these types.

Previous device theories have considered the size of the segment identifier and segment offset fields within a bitVector. The abstract representation ignores these details by providing functions that return the segment identifier or segment offset fields from an address (segId and segOffset, respectively). There is also a function segIdShift, which returns the offset of a segment descriptor within the memory-resident segment table for a given address. Since descriptors require two words, the implementation of this function simply shifts the segment identifier to the left 1-bit position (e.g., adds a trailing zero bit).

The abstract functions availBit, readBit, writeBit and execBit extract a bit value from an argument of type *wordn. These functions are applied to the first word of a segment descriptor.

Several functions that operate on two-tuples are available. Given a pair of *wordn values, add returns a value of *wordn. Functions addrEq, ofsLEq and validAccess replace the concrete comparison units used in previous units.
Additional abstract coercion functions are available to convert values between types. If the theory were instantiated, the concrete implementation of the abstract types would likely be the same (bitVectors) and these functions would be unnecessary.

Memory is also treated abstractly. The abstract representation provides a fetch function, and a transformation function 6.

```ml
new_type_abbrev ('RWE', "#bool $ bool $ bool");

let mmu_abs = new_abstract_representation
[
  ('segId', "(#address -> #word)");
  ('segIdh', "(#address -> #word)");
  %
  ('availBit', "(#word -> bool)");
  ('readBit', "(#word -> bool)");
  ('writeBit', "(#word -> bool)");
  ('execBit', "(#word -> bool)");
  %
  ('add', "(#word $ #word $ #word)");
  %
  ('addrEq', "(#address $ #address -> bool)" );
  ('ofsEq', "(#address $ #word -> bool)" );
  ('validAccess', "(#address $ #word $ RWE -> bool)" );
% Coercion functions %
('val', "(#word -> #word)" );
('word', "(#word -> #word)" );
('address', "(#word -> #word)" );
% Memory functions %
('fetch', "(#memory $ #address -> #word)" );
('trans', "(#memory -> #memory)" );
];

let mmu_ty = abstract_type 'mmu_abs' 'segId';;
```

A type abbreviation RWE is also defined to be a three tuple of bit values. Selector functions rBIT, wBIT and eBIT access the first, second, and third bits, respectively.

```ml
/\def rBIT rwe = (FST rwe)
/\def wBIT rwe = (FST (SWD rwe))
/\def eBIT rwe = (SWD (SWD rwe))
```

5.2 SPECIFICATION

The specification is decomposed into several rules and ignores timing details. The timing details are spelled out in the final correctness theorem. The state of the MMU specification is a three-tuple consisting of a boolean acknowledgment, a memory address and the table pointer register value.

6 This function is included for future extensions
The definitions `superNode` and `userNode` describe the behavior of the MMU when operating in their respective modes. The definition `legalAccess` uses many of the abstract functions to fetch from memory the appropriate segment descriptor and compare it with the request's access parameters. The definition `vToR` constructs a real address from a virtual address.

The variable `r` in all definitions is the abstract representation.

```

<table>
<thead>
<tr>
<th>MMU SPECIFICATION</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>\texttt{\textbackslash t def legalAccess r vAddr tblPtr rve mem} =</code></td>
</tr>
<tr>
<td><code>let a = (fetch r) (mem, (address r) ((add r) (segIdahf r vAddr, tblPtr))) in</code></td>
</tr>
<tr>
<td><code>((validAccess r) (vAddr, a, rve) \land (ofaEq r) (vAddr, a))</code></td>
</tr>
<tr>
<td><code>\texttt{\textbackslash t def vToR r vAddr tblPtr mem} =</code></td>
</tr>
<tr>
<td><code>let a = (fetch r) (mem, (address r) (((add r) (wordn r 1), (add r) (segIdahf r vAddr, tblPtr)))) in</code></td>
</tr>
<tr>
<td><code>(address r) ((add r) (segDfs r vAddr, a))</code></td>
</tr>
<tr>
<td><code>\texttt{\textbackslash t def superNode r vAddr rve tblPtrADDR tblPtr data mem} =</code></td>
</tr>
<tr>
<td><code>((wBIT rve) \land (addrEq r (vAddr, tblPtrADDR)))</code></td>
</tr>
<tr>
<td><code>\rightarrow (T, vAddr, data)</code></td>
</tr>
<tr>
<td><code>(T, vAddr, tblPtr)</code></td>
</tr>
<tr>
<td><code>\texttt{\textbackslash t def userNode r vAddr rve tblPtrADDR tblPtr data mem} =</code></td>
</tr>
<tr>
<td><code>(legalAccess r vAddr tblPtr rve mem)</code></td>
</tr>
<tr>
<td><code>\rightarrow (T, (vToR r vAddr tblPtr mem), tblPtr)</code></td>
</tr>
<tr>
<td><code>(F, vAddr, tblPtr)</code></td>
</tr>
<tr>
<td><code>\texttt{\textbackslash t def mmu_spec r vAddr rve tblPtrADDR tblPtr data mem superv} =</code></td>
</tr>
<tr>
<td>`(superv \rightarrow superNode r vAddr rve tblPtrADDR tblPtr data mem</td>
</tr>
<tr>
<td><code>userNode r vAddr rve tblPtrADDR tblPtr data mem)</code></td>
</tr>
</tbody>
</table>

5.3 IMPLEMENTATION

The implementation is constructed from electronic-block model components. These are defined as specifications for the behavior of a gate-level implementation. Many of the devices specify their timing behavior as well. The building blocks consist of a security comparison unit, an address match unit, a memory fetch unit, an adder, registers, latches, muxes, and a control unit. Most of the device definitions are self-explanatory with the exception of the memory and the control unit. These two units will be described in greater detail.

The system bus provides the following to the MMU:

- A request line.
- A supervisor state line.
- Read/write/execute request type lines.
- An address bus value.
5.4 MEMORY

The memory unit specification defines an interface to memory that is synchronous. If the request line \( \text{req} \) is high at \( t \), then at \( t+1 \), \( \text{data} \) will contain the requested memory value and the \( \text{done} \) line will be \( T \). If there is no request at time \( t \), then \( \text{done} \) at \( t+1 \) will be \( F \). To construct an asynchronous version, this specification could be modified to state that given a request at time \( t \), the next time \( \text{done} \) is \( T \) \( \text{data} \) will hold the requested value from memory.

When composing the MMU with a cache, the synchronous specification will also change. If there is a cache hit, a value would be returned much sooner (perhaps an order of magnitude) than if main memory were to be accessed.

The control unit and the final correctness statement do not rely on a synchronous memory unit specification. The proof could be easily modified to fit these other models.
5.5 CONTROL UNIT

To process each memory request, the control unit will pass through several phases. The unit is a clocked device. At each clock tick the control unit may change its phase depending on the results computed by the other internal units and the MMU input from the system bus.

The control unit inputs include:

a. The request line (reqIn).
b. The supervisor line (super).
c. The request type (read/write/execute) lines (rwe).
d. The address compare result line (match).
e. The security unit result line (secOk).
f. The memory fetch result line (fdone).

The control unit output lines include:

a. The MUXes that control the adder's inputs (muxC).
b. The adder output latch (IC).
c. The MUX that controls the bus memory address lines (xlat).
d. The register update lines (tmpC, tblC).
e. The memory request line (rReq).
f. The MMU done line (done).
g. The MMU access acknowledgment line (ack).

There are six distinct phases; however, not all phases are executed for each request. Which phases are executed depends on the validity of the memory request. Request evaluation begins with the control unit in phase 0 and completes when phase 0 is again reached. A valid request will require five phases with a delay of at least one time unit before a phase change. Most phases
require one clock cycle; however, memory requests for a segment descriptor may take several. The control unit will busy-wait until a memory fetch completes.

\[
\begin{align*}
&\text{\texttt{\textbackslash{r} def controlUnit\_spec reqIn super rwe match secOK fdone}} \\
&\quad \text{muxC tapC tblC lC rReq xlat done ack phase} = \\
&\quad ((\text{muxC}, \text{tmpC}, 0, \text{tblC}, 0, \text{lC}, 0, \text{rReq}, 0, \text{xlat}, 0, \text{done}, 0, \text{ack}, 0, \text{phase} 0) = \\
&\quad (0, F, F, F, F, F, F, F, 0)) \\
&\quad \land \\
&\quad (\text{reqIn} t \rightarrow (0, F, F, F, F, F, F, 1) \lor (0, F, F, F, F, F, 0)) \\
&\quad (\text{super} t \rightarrow \\
&\quad \quad ((\text{rbIT} (\text{rwe} t)) \land \text{match} t) \rightarrow (0, F, F, F, F, F, 5) \lor (0, F, F, F, F, F, 0) \lor (2, F, F, F, F, F, 2)) \\
&\quad (((\text{phase} 2) \land \text{fdone} t) \rightarrow (1, F, F, F, F, F, 3) \lor (0, F, F, F, F, F, 4) \lor (0, F, F, F, F, F, 0)) \\
&\quad (((\text{phase} 3) \land \text{fdone} t) \rightarrow (0, F, F, F, F, F, 4) \lor (0, F, F, F, F, F, 0) \lor (0, F, F, F, F, F, 0)) \\
&\quad ((\text{secOK} t \rightarrow (0, F, F, F, F, F, 4) \lor (0, F, F, F, F, F, 0)) \\
&\quad (\text{phase} 4 \rightarrow (0, F, F, F, F, F, 4) \lor (0, F, F, F, F, F, 0)) \\
&\quad (\text{phase} 5 \rightarrow (0, F, F, F, F, F, 4) \lor (0, F, F, F, F, F, 0)) \\
&\quad (\text{muxC}, \text{tmpC}, \text{tblC}, 1 \text{C}, F, \text{xlat}, \text{done}, \text{ack}, \text{t}, \text{phase} t))
\end{align*}
\]

The dataPath definition describes the interconnection between all the units other than the control unit. The mmu\_imp joins the control unit with the data path.

**Data Path**

\[
\begin{align*}
&\text{\texttt{\textbackslash{r} def dataPath r v\_addr v\_data r\_we mem tbl\_Ptr ADDR tbl\_Ptr r\_addr}} \\
&\quad \text{muxC tapC tblC lC r\_req xlat match secOK fdone} = \\
&\quad 3 (\text{mux1 mux2 id ofs add\_out data lat\_Out :num\_to\_wordn}) \\
&\quad (\text{sec\_Data: num\_to\_wordn}) \\
&\quad (\text{regUnit\_spec r v\_addr tbl\_C bit\_False tbl\_Ptr}) \\
&\quad (\text{regUnit\_spec r data tmp\_C bit\_False sec\_Data}) \\
&\quad (\text{secUnit\_spec r v\_addr sec\_Data r\_we sec\_OK}) \\
&\quad (\text{splitUnit\_spec r v\_addr id ofs}) \\
&\quad (\text{mux3Unit\_spec id ofs oneUnit\_spec r} \text{mux1 muxC}) \\
&\quad (\text{mux3Unit\_spec tbl\_Ptr data lat\_Out mux2 sec\_Data}) \\
&\quad (\text{addUnit\_spec r mux1 mux2 add\_Out}) \\
&\quad (\text{latchUnit\_spec r add\_Out lat\_Out lC}) \\
&\quad (\text{matchUnit\_spec r v\_addr tbl\_Ptr ADDR match}) \\
&\quad (\text{muxUnit\_spec r v\_addr lat\_Out r\_addr xlat}) \\
&\quad (\text{memoryUnit\_spec r r\_req r\_addr data fdone mem})
\end{align*}
\]

\[
\begin{align*}
&\text{\texttt{\textbackslash{r} def mmu\_imp r v\_addr v\_data r\_we superv tbl\_Ptr tbl\_Ptr ADDR req\_In}} \\
&\quad \text{r\_addr done ack xlat mem phase} = \\
&\quad 3 (\text{muxC :num\_to\_num})(\text{tmpC tblC lC r\_req match sec\_OK fdone :num\_to\_bool}) \\
&\quad (\text{controlUnit\_spec req\_In superv r\_we match sec\_OK fdone} \\
&\quad \text{muxC tapC tblC lC r\_req xlat done ack phase}) \\
&\quad (\text{dataPath r v\_addr v\_data r\_we mem tbl\_Ptr ADDR tbl\_Ptr r\_addr} \\
&\quad \text{muxC tapC tblC lC r\_req xlat match sec\_OK fdone})
\end{align*}
\]
Figure 5.5-1: Abstract MMU Internal Block Diagram

Figure 5.5-2: Abstract MMU External Block Diagram
5.6 MEMORY MANAGEMENT EXECUTION CYCLE

When the control unit is in phase 0, it will busy-wait for a request and then proceed to phase 1. During phase 0, the address comparison unit (matchUnit_spec) can determine whether the bus address matches the MMU's table pointer address. The result is put on the match line. The split unit splitUnit_spec divides the address into its segment table offset and segment offset components.

In phase 1, the supervisor line determines what the next phase will be. When the supervisor line is high, two results are possible. When the request is a write and the match line is T, the control unit will direct the table pointer register to store the value on the data bus. The control unit will set the next phase to 5. After one clock tick in phase 5, the acknowledge and done lines are asserted and the control unit returns to phase 0. This ensures the data bus value will remain constant while the register updates its store. If the request is not directed to the segment table pointer register, the done and acknowledge lines are asserted and the phase is set to 0. Since the xlat line remains F, the original request is effectively passed on to memory without modification.

During this time, the adder will compute the memory address of the segment descriptor using the shifted segment identifier and the segment table pointer (output from the MUXs). When the supervisor line is not high and the control unit is in phase 1, a memory fetch will be initiated using the adder output. The adder output latch control line is asserted to keep this value constant. The temporary register write control line (tmpC) will be asserted to capture the first word of the fetched segment descriptor. The control unit will move on to phase 2.

The control unit will remain in phase 2 until the fdone line is asserted indicating the memory fetch has completed. During this time, the adder will have incremented the address so that the second word of the segment descriptor can be fetched. The control unit will then move on to phase 3.

The control unit will also remain in phase 3 until the fdone line is asserted indicating the memory fetch has completed. If the security unit has asserted the secOK line, phase 4 is entered. The delay provides sufficient time for the adder to create the real address from the second word of the segment descriptor (fetched word) and the segment offset. In phase 4, the xlat, done and ack lines are asserted and the control unit returns to phase 0.

If the security unit does not authorize the memory request, the control unit does not enter phase 4, but, instead, returns to phase 0 asserting the done line, but not the ack line.
Note that the done line is asserted only when the MMU completes its execution cycle—and only for one clock cycle.

### 5.7 VERIFICATION

Several auxiliary definitions are used to express the final correctness statement. To relate the implementation to the specification, a temporal abstraction is constructed using the two predicates Next and First. The predicate First is true when its argument \( t \) is the first time that \( g \) is true. The predicate Next is true when \( t_2 \) is the next time after \( t_1 \) that \( g \) is true. The predicate stable_sigs states that between \( t_1 \) and \( t_2 \) the MMU inputs will remain constant.

| \( \text{def } \text{First} \) \( g \ t \) = \( \forall p : \text{time} . \ p < t \Rightarrow \neg (g \ p) \ \land \ (g \ t) \) |
| \( \text{def } \text{Next} \) \( g \ (t_1 , t_2) \) = \( (t_1 < t_2) \ \land \ (t < t_1 \ \Rightarrow \neg (g \ t) \ \land \ (g \ t_2) \) |
| \( \text{def } \text{stable_sigs} \) \( t_1 , t_2 \) \( \text{vAddr} \text{ rwe tblPtrADDR data mem super} = \) |
| \( \forall t' . \ t_1 < t' \ \land \ t' < t_2 \Rightarrow \) |
| (\( \text{super} \ t' = \text{super} \ t_1 \) \ \land \)
| (\( \text{vAddr} \ t' = \text{vAddr} \ t_1 \) \ \land \)
| (\( \text{rwe} \ t' = \text{rwe} \ t_1 \) \ \land \)
| (\( \text{data} \ t' = \text{data} \ t_1 \) \ \land \)
| (\( \text{mem} \ t' = \text{mem} \ t_1 \) \ \land \)
| (\( \text{tblPtrADDR} \ t' = \text{tblPtrADDR} \ t_1 \) \) |

The correctness theorem states that if the implementation is in phase 0 and a memory request is made, the implementation will respond \( c \) time steps later such that the state of the implementations matches the state defined by the specification for a set of given MMU inputs. The inputs must remain stable until the MMU responds to a request. If a memory request is not made, the acknowledgment line remains \( F \), the phase remains 0 and the MMU table pointer register remains unchanged.

| \( \vdash \text{mmu_imp r vAddr vData rwe tblPtr tblPtrADDR reqIn rAddr} \) |
| done ack xlat mem phase = |
| (\( \forall t . \) |
| (phase \( t = 0 \) \) \) |
| (reqIn \( t \rangle = \) |
| (\( \exists c . \) Next done \( t , t + c \) \ \land \ (phase \( t + c = 0 \) \ \land \)
| (stable_sigs \( t , t + c \) vAddr rwe tblPtrADDR vData mem super \( \Rightarrow \) |
| (mmu_spec r \( vAddr \) t \( rwe \) t \( tblPtrADDR \ t \) \( tblPtr \ t \) \( vData \ t \) \( mem \ t \) \( super \ t \) = |
| ack \( t + c , rAddr (t + c , tblPtr(t + c)) \) |
| \( \models (\text{ack}(t + 1) = F) \rightarrow \) |
| \( (\text{phase}(t + 1) = 0) \rightarrow \) |
| \( (\text{tblPtr}(t + 1) = \text{tblPtr} t) \) |
| ) |

36
Table 5.7-1: Abstract MMU Verification Script Run-Times

<table>
<thead>
<tr>
<th>File name</th>
<th>Time (CPU sec.)</th>
<th>Inferences</th>
</tr>
</thead>
<tbody>
<tr>
<td>mmu.abs</td>
<td>85.4</td>
<td>34</td>
</tr>
<tr>
<td>mmu.def</td>
<td>132.1</td>
<td>50</td>
</tr>
<tr>
<td>mmu.aux</td>
<td>81.6</td>
<td>4,385</td>
</tr>
<tr>
<td>ctrlUnit.lem</td>
<td>2,850.0</td>
<td>153,977</td>
</tr>
<tr>
<td>mmu.prf</td>
<td>2,665.5</td>
<td>122,537</td>
</tr>
<tr>
<td></td>
<td>5,814.6</td>
<td>280,983</td>
</tr>
</tbody>
</table>

The correctness theorem required 2,635.2 seconds of CPU time running on a SPARCStation with 16 Mbytes of memory. HOL generated 121,858 primitive inferences to prove the theorem. Many lemmas were proven to support the final MMU correctness result. The proof effort was organized into a hierarchy of theories as presented in Table 5.7-1.

5.8 CONTROL UNIT LEMMAS

Control unit lemmas proven included the following:

a. Each phase was shown to be distinct.

b. The control unit phase state can be only one of six possible values.

c. Phase 0 can never follow phase 2.

d. During phase 0, the state of the MMU does not change.

e. A theorem showing a correct expansion of the control unit definition.
Table 5.8-1: Control Unit Theorems

<table>
<thead>
<tr>
<th>Lemma</th>
<th>Time (CPU sec.)</th>
<th>Inferences</th>
</tr>
</thead>
<tbody>
<tr>
<td>PHASE.0.UNIQUE</td>
<td>9.3</td>
<td>1,004</td>
</tr>
<tr>
<td>PHASE.1.UNIQUE</td>
<td>10.5</td>
<td>952</td>
</tr>
<tr>
<td>PHASE.2.UNIQUE</td>
<td>8.9</td>
<td>917</td>
</tr>
<tr>
<td>PHASE.3.UNIQUE</td>
<td>9.1</td>
<td>904</td>
</tr>
<tr>
<td>PHASE.4.UNIQUE</td>
<td>9.1</td>
<td>913</td>
</tr>
<tr>
<td>PHASE.5.UNIQUE</td>
<td>10.6</td>
<td>944</td>
</tr>
<tr>
<td>SIX.PHASES.ONLY</td>
<td>1,426.5</td>
<td>72,872</td>
</tr>
<tr>
<td>NOT_PHASE.2.THEN.0</td>
<td>112.0</td>
<td>6,820</td>
</tr>
<tr>
<td>PHASE.0.IDLE</td>
<td>1,146.5</td>
<td>65,672</td>
</tr>
<tr>
<td>CTRL_UNIT.EXPAND</td>
<td>35.5</td>
<td>2,774</td>
</tr>
<tr>
<td></td>
<td>2,850.0</td>
<td>153,977</td>
</tr>
</tbody>
</table>

While the phase unique lemmas were trivial to prove, the other lemmas required substantial effort. A table listing the lemmas, the required CPU time to verify them and the number of intermediate theorems generated is presented in Table 5.8-1.
6.0 CONCLUDING REMARKS

Several enhancements could be made to the abstract MMU.

a. It would not be difficult to add a register that specified the number of valid entries in a segment table. The incoming segment id would be compared with this new value. When the id is greater than the stored value, the MMU could generate a segment table fault.

b. Another read-only status register could be added to indicate the type of fault that occurred.

c. A paging unit could be modeled based on the segment table unit. The device would effectively be the same as the segmentation unit. The stored real address offset might serve as the page table pointer.

d. Values were added together instead of being merged together, which is more common.

e. A cache could be added (see section on register stacks).

This research was intended to serve as a vehicle to investigate how we could reason about changes in a device under development. The compare units and the page check units demonstrate what changes to a proof are necessary for small device changes. What is of greater concern, however, is the construction of fire walls within a design; being able to recognize what effect a structural change would have and how to keep as much of an old proof as possible. The use of abstraction seems to satisfy these needs, as well as making proofs more tractable.

It also seems apparent that a generic execution tactic could be constructed to ease the pain of performing symbolic execution by hand. This would greatly simplify one of the most arduous tasks in interactive proof verification using HOL.

Abstract theories provide a mechanism to ignore many details that can be handled at lower levels of a design. For example, the abstract MMU focuses attention on the correctness of the control unit. Using the abstract theory package, abstract devices can be instantiated with verified gate level implementations of the abstracted functions.

The abstraction mechanism also permits design changes without the need for a complete reverification effort. The correctness theorem for the abstract MMU is not dependent on the layout of the segment protection descriptor or the specific protection requirements.

The basis for a secure hardware platform is a fully functional MMU. The MMU presented here serves as a model to verify a more sophisticated device, such as the hardware reference monitor.
The MMUs verified provide sufficient hardware support for an operating system kernel to ensure process isolation and virtual memory. The device designs can be simplified to define a paging unit. Future work will investigate the composition of segmentation and paging units.

A register stack that implements a FIFO replacement strategy has also been verified. This is being enhanced to construct an MMU cache with either an LRU or LFU replacement strategy. Future work will investigate composing the MMU with the CPU and other chips to form a complete hardware base.

6.1 FUTURE WORK

One of the group's goals is to specify a set of chips that can work together as a system. The relationships between an MMU, an interrupt controller, a DMA controller, a memory, coprocessor chips (floating point processor), and the CPU were examined and several potential system integration problems were uncovered.

Further research will also examine how a set of processor specifications can be connected to create a system. A difficulty in composing independent processors occurs when they share state (e.g., memory, peripheral control registers). The proofs for each device make (legitimate) assumptions about the effects of device operations. These assumptions simplify the device proof but assume complete control over (now shared) state. We have defined some of the composition problems and are developing an interaction model based on a noninterference requirement.
REFERENCES


APPENDIX A: BITVECTOR THEORY

```
system 're bitVector.th';;
new_theory 'bitVector';;

let ARB = new_definition
  ("ARB", "ARB = 0 (x:bool) . F");;

let ZEROES = new_definition
  ("ZEROES",
  "! (x:num) (m:num).
  ZEROES m = (m <= w) => F | ARB");;

let ABS = new_definition
  ("ABS",
  "ABS (v:num) (sig:num->num->bool) (t:num) (n:num)
  = n <= v => sig n t | ARB");;

let bvPART = new_definition
  ("bvPART",
  "bvPART max min (sig:num->bool) (n:num)
  = (n > max) => F |
  (n < min) => F |
  sig n");;

let bvEQbit = new_definition
  ("bvEQbit_DEF",
  "bvEQbit x a b = a x = (b (x:num)):bool");;

let bvEQUAL = new_prim_rec_definition
  ("bvEQUAL_DEF",
  "(bvEQUAL 0 a b = (a 0 = (b 0)):bool) /
  (bvEQUAL (SUC n) a b = (bvEQUAL n a b /
  (a (SUC n) = (b (SUC n))))")");;

let bvGREATER = new_prim_rec_definition
  ("bvGREATER_DEF",
  "(bvGREATER 0 a b = (a 0 \ b 0)) /
  (bvGREATER (SUC n) a b =
  ((a(SUC n)\b(SUC n)) \/
  ((a(SUC n)=b(SUC n)) \ bvGREATER n a b
  ))")");;

let bvLESS = new_definition
  ("bvLESS_DEF",
  "bvLESS n a b = bvGREATER n b z");;

let bvPartEQUAL = new_prim_rec_definition
  ("bvPartEQUAL_DEF",
  "(bvPartEQUAL 0 y a b =
    (y = 0) => (bvEQbit 0 a b) | F ) /
  (bvPartEQUAL (SUC x) y a b =
  ")
```

43
( (SUC x) \> y) \Rightarrow (\text{bvEQbit} \ (\text{SUC} \ x) \ a \ b \ \ \ \ (\text{bvPartEQUAL} \ x \ y \ a \ b)) \ | \\
( (SUC x) = y) \Rightarrow (\text{bvEQbit} \ (\text{SUC} \ x) \ a \ b) \ | \ F}

let bvPartGREATER = new_prim_rec_definition
('bvPartGREATER_DEF',
"(bvPartGREATER (SUC x) \ y \ a \ b =

( (SUC x) \> y) \Rightarrow
  ( (a(SUC x)) \ \ \ \ b(SUC x) ) \ \ /\ \\
  ((a(SUC x)) = b(SUC x)) \ / \ bvPartGREATER \ x \ y \ a \ b) ) \ | \\
( (SUC x) = y) \Rightarrow (a(SUC x)) \ / \ b(SUC x)) \ | \ F

)"
);

let bvPartLESS = new_definition
('bvPartLESS_DEF',
"bvPartLESS \ x \ y \ a \ b = bvPartGREATER \ x \ y \ b \ a"
);

close_theory();
APPENDIX B: COMPARISON UNITS

load 'exist.tac.ml';;

system 'rm comparer.th';;

new_theory 'comparer';;

map load_parent ['gates'; 'bitVector'];;

let bitComp_spec = new_definition
('bitComp_spec',
  "'! first sec g l e . bitComp_spec first sec g l e =
  (g = (first \ "sec")) \/
  (l = ("first \ sec")) \/
  (e = (first = sec))"
);

let bitComp_imp = new_definition
('bitComp_imp',
  "'! first sec g l e . bitComp_imp first sec g l e =
  ? p q . (inv first p) \& (inv sec q) \/
  (nor2 p sec g) \/
  (nor2 q first l) \/
  (nor2 g l e)"
);

let bitComp_correct = prove_thm
('bitComp_correct',
  "'! first sec g l e.
  bitComp_imp first sec g l e = bitComp_spec first sec g l e".
  REWRITE_TAC [ bitComp_imp; bitComp_spec; nor2; inv ]
  THEN REPEAT GEN_TAC
  THEN EXISTS_ELIM_TAC
  THEN REWRITE_TAC [DE_MORGAN_THM]
  THEN REWRITE_TAC [SPECL ["sec"; ""first"] CONJ_SYM]
  THEN EQ_TAC
  THEN STRIP_TAC
  THEN ASM_REWRITE_TAC []
  THEN MAP_EVERY BOOL_CASES_TAC ["first:bool"; "sec:bool"]
  THEN REWRITE_TAC []
);

%---------------------------------------------------------------

bitComp_correct =
|- '! first sec g l e.
  bitComp_imp first sec g l e = bitComp_spec first sec g l e

Run time: 35.5s
Intermediate theorems generated: 3470
---------------------------------------------------------------

let compComb_spec = new_definition
('compComb_spec',
  "'! g0 g1 10 11 e0 e1 g l e . compComb_spec g0 g1 10 11 e0 e1 g l e =
  (g = (g1 \ (e1 \ g0))) \/
  (l = (11 \ (e1 \ 10))) \/
  (e = (e1 \ e0))"
);;
let compCoab_imp = new_definition
('compCoab_imp',
"! g0 g1 10 11 e0 e1 g l e .
  compCoab_imp g0 g1 10 11 e0 e1 g l e =
  ? p q .
    (and2_imp e1 g0 p) /
    (or2_imp g1 p g) /
    (and2_imp e1 10 q) /
    (or2_imp 11 q l) /
    (and2_imp e1 e0 e) "
);;

let compCoab_correct = prove_thm
('compCoab_correct',
"! g0 g1 10 11 e0 e1 g l e .
  compCoab_imp g0 g1 10 11 e0 e1 g l e =
  compCoab_correct g0 g1 10 11 e0 e1 g l e",
REWRITE_TAC [ compCoab_imp; compCoab_correct; and2_correct; or2_correct]
THEN REWRITE_TAC [ and2_spec; or2_spec ]
THEN REPEAT GEN_TAC
THEN EXISTS_ELIM_TAC
THEN PURE_ONCE_REWRITE_TAC
  [ SPECL "((1 = 1) \& e1) /\ 10)" ];
REPEAT
  [ CONJ_SYM ]
  [ CONJ_ASSOC ]
);;

%-------------------------------------------------------------------
compCoab_correct =
|- !g0 g1 10 11 e0 e1 g l e .
  compCoab_imp g0 g1 10 11 e0 e1 g l e =
  compCoab_correct g0 g1 10 11 e0 e1 g l e

Run time: 25.9s
Intermediate theorems generated: 2385
%-------------------------------------------------------------------%

let comp_spec = new_definition
('comp_spec',
"! n a b g l e .
  comp_spec n a b g l e =
  ( g = ( bvGREATER n a b ) ) /\
  ( l = ( bvLESS n a b ) ) /\
  ( e = ( bvEQUAL n a b ))"
);;

let comp_imp = new_prim_rec_definition
('comp_imp',
"(comp_imp 0 a b gr ls eq = (bitComp_imp (a 0) (b 0) gr ls eq)) /\
(comp_imp (SUC n) a b gr ls eq =
  ? gm lm en gn ln eq .
    (comp_imp n a b gn ln en) /\
    (bitComp_imp (a (SUC n)) (b (SUC n)) gm lm en) /\
    (compComp_imp gm gn lm en gm ls eq))")
);;

let compare_correct = prove_thm
('compare_correct',
"in a b great less equ .
  compare_correct n a b great less equ = comp_spec n a b great less equ",
INDUCT_TAC
THEN REPEAT GEN_TAC

46
THEN REWRITE_TAC[comp_imp;comp_spec]

THENL
  [X base case %
    REWRITE_TAC[bitComp_correct; bitComp_spec;
      bvGREATER_DEF; bvLESS_DEF; bvEQUAL_DEF]
    THEN EQ_TAC THEN STRIP_TAC THEN ASM_REWRITE_TAC []
    THEN PURE_ONCE_REWRITE_TAC [ SPECL [ "a 0" ] CONJ_SYM]
    THEN REWRITE_TAC []
  ;
  X induction %
    REWRITE_TAC[comp_imp]
    THEN ASM_REWRITE_TAC []
    THEN REWRITE_TAC[bitComp_correct; compComb_correct;
      comp_spec; bitComp_spec; compComb_spec]
    THEN EXISTS_ELIM_TAC
    THEN REWRITE_TAC[bvGREATER_DEF; bvLESS_DEF; bvEQUAL_DEF]
    THEN EQ_TAC THEN STRIP_TAC THEN ASM_REWRITE_TAC []
    THEN PURE_ONCE_REWRITE_TAC [ SPECL [ "a(SUC n)" ] CONJ_SYM]
    THEN PURE_ONCE_REWRITE_TAC [ SPECL [ "bvEQUAL n a b" ] CONJ_SYM]
    THEN REWRITE_TAC [] THEN EQ_TAC THEN STRIP_TAC
    THEN ASM_REWRITE_TAC []
]

X---------------------------------------------------------------

compare_correct =
<table>
<thead>
<tr>
<th>a</th>
<th>b</th>
<th>great</th>
<th>less</th>
<th>equ</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Intermediate theorems generated: 13399

let bitEq_spec = new_definition
  ('bitEq_spec',
   "! first sec e . bitEq_spec first sec e =
    (e = (((first:bool) = sec ))")
  );;

let bitEq_imp = new_definition
  ('bitEq_imp',
   "! first sec e . bitEq_imp first sec e =
    ? i j . (nor2 first sec i) /
      (and2_imp first sec j) /
      (or2_imp i j e)"
  );;

let bitEq_correct = prove_thm
  ('bitEq_correct',
   "! first sec e.
    bitEq_imp first sec e = bitEq_spec first sec e",
    REWRITE_TAC [ bitEq_imp; bitEq_spec; or2_correct;
      nor2; and2_correct; inv; or2_spec; and2_spec]
    THEN REPEAT GEN_TAC
    THEN EXISTS_ELIM_TAC
    THEN MAP_EVERY Bool_cases_TAC["first:bool"; "sec:bool"]
    THEN REWRITE_TAC []
  );;
bitEq_correct =
|- !first sec e. bitEq_imp first sec e = bitEq_spec first sec e
Run time: 15.3s
Intermediate theorems generated: 1251

let compEq_spec = new_definition
('compEq_spec',
  "! n a b e.
    compEq_spec n a b e =
    ( e = ( bvEQUAL n a b ) )"
);

let compEq_imp = new_prims_rec_definition
('compEq_imp',
  "(compEq_imp 0 a b eq = (bitEq_imp (a 0) (b 0) eq)) /
   (compEq_imp (SUC n) a b eq =
     ? em en .
     (compEq_imp n a b en) /
     (bitEq_imp (a (SUC n)) (b (SUC n)) em) /
     (and2_imp em en eq)
   )"
);

let compEq_correct = prove_thm
('compEq_correct',
  "! n a b e. compEq_imp n a b e = compEq_spec n a b e",
  INDUCT_TAC
  THEN REPEAT GEN_TAC
  THEN ASM_REWRITE_TAC[compEq_imp;compEq_spec;bvEQUAL_DEF;and2_imp;
    bitEq_correct;bitEq_spec;inv;and2]
  THEN EXISTS_ELIM_TAC
  THEN PURE_ONCE_REWRITE_TAC [ SPECL [ "bvEQUAL n a b" ] CONJ_SYM]
  THEN REWRITE_TAC []
);

%-----------------------------------------------
compEq_correct = |- !n a b e. compEq_imp n a b e = compEq_spec n a b e
Run time: 22.1s
Intermediate theorems generated: 1796

%--------------------------------------------------
close_theory();;

48
APPENDIX C: PAGECHECK UNITS

system 'sys pgCk.th';
load 'exist.tac.ml';
new_theory 'pgCk';

map loadparent ['gates';'bitVector';'comparer';'register'];

let bitFalse = new_definition
  ('bitFalse', "'t . bitFalse t = F'");

let pgCk = new_definition
  ('pgCk', "rgstr address write n, pgCk n address write rgstr =
    (write = T) => (address, T:bool) |
    (bvEQUAL n rgstr address) => (rgstr, T) |
    (rgstr, F)");

let pgCk_spec = new_definition
  ('pgCk_spec', "!(reg addr :num->num->bool) (rWC ack :num->bool) (n:num).
    pgCk_spec n addr rWC reg ack =
    !((t:num). (reg(t+1), ack(t+1)) =
      pgCk n (addr t) (rWC t) (reg t)"");

let pgCk_imp = new_definition
  ('pgCk_imp', "!reg addr rWC n ack. pgCk_imp n addr rWC reg ack =
    !t.
    (?g l e.
      (reg l n addr rWC bitFalse reg) /
      (comp_imp n (ABS n reg t) (ABS n addr t) g l e) /
      (or2_imp e (rWC t) (ack (t+1))
    )");

let pgCk_correct = prove_thm
  ('pgCk_correct', "!reg addr rWC n ack . pgCk_imp n addr rWC reg ack =>
    pgCk_spec n (ABS n addr) rWC (ABS n reg) ack",.
    REPEAT GEN_TAC
    THEN REWRITE_TAC [ pgCk_imp; pgCk_spec; pgCk ]
    THEN REWRITE_TAC [ compare_correct; reg_correct ; or2_correct ]
    THEN REWRITE_TAC [ reg_spec; comp_spec; or2_spec]
    THEN REWRITE_TAC [ bitFalse ]
    THEN EXISTS_ELIM_TAC
    THEN STRIP_TAC
    THEN GEN_TAC
    THEN ASM_CASES_TAC "(rWC t):bool"
    THEN ASM_REWRITE_TAC
    THEN ASM_CASES_TAC "(bvEQUAL n(ABS n reg t)(ABS n addr t)):bool"
let pgCka_spec = new_definition
  pgCka_spec n addr rWC sup reg ack =
  (!t:num). (reg(t+1), ack(t+1)) =
  pgCk n (addr t) (rWC t \ sup t) (reg t)"
  );;

let pgCka_imp = new_definition
  ("pgCka_imp", "reg addr rWC sup n ack. pgCka_imp n addr rWC sup reg ack =
  (!t x g l e.
  (and2_imp (rWC t) (sup t) (x t)) \/
  (reg_imp n addr x bitFalse reg) \/
  (comp_imp n (ABS n reg t) (ABS n addr t) g l e) \/
  (or2_imp e (x t) (ack (t+1)))
  )" );;

let pgCka_correct = prove_thm
  ("pgCka_correct", "reg addr rWC sup n ack. pgCka_imp n addr rWC sup reg ack ==> pgCka_spec n (ABS n addr) rWC sup (ABS n reg) ack"
  , REPEAT GEN_TAC
  THEN ONCE_REWRITE_TAC [ pgCka_imp; pgCka_spec ]
  THEN ONCE_REWRITE_TAC [ pgCk ]
  THEN ONCE_REWRITE_TAC
  [ compare_correct; reg_correct ; or2_correct; and2_correct ]
  THEN ONCE_REWRITE_TAC [ reg_spec; comp_spec; or2_spec; and2_spec]
  THEN REWRITE_TAC [ bitFalse ]
  THEN EXISTS_ELIM_TAC
  THEN REPEAT STRIP_TAC
  THEN POP_ASSUM((\th. STRIP_ASSUME_TAC (SPEC_ALL thm)))
  THEN ASM_LST_ELIM_TAC
  [[REWRITE_RULE [el 2 asl] (el 3 asl)]]
  THEN MAP_EVERY ASM_CASES_TAC ["(rWC t):bool"; "(sup t):bool"]
  THEN MAP_EVERY ASM_CASES_TAC ["(reg t):bool"; "(ack t):bool"]
  THEN ASM_LST_ELIM_TAC
  THEN ASM_CASES_TAC "(bvEQUAL n(ABS n reg t)(ABS n addr t)):bool"
  THEN ASM_REWRITE_TAC[][]
  );;
APPENDIX D: BASE AND BOUNDS CHECK UNIT

system 'rn mmu.th';
load 'exist.tac.ml';
new_theory 'mmu';
map load_parent ['gates'; 'bitVector'; 'comparer'; 'register'];

let bitFalse = new_definition
   ( 'bitFalse', "!t . bitFalse t = F" );

%-----------------------------------------------------------------------
% baseBounds MMU
% input:
%   addr, offset, data, supervisor state, read/write request,
%   ADDR of register
%   s: defines number of bits defining segment size
% output:
%   ack
% internal state:
%   baseBounds register
%-----------------------------------------------------------------------

let bbSUPERV = new_definition
    bbSUPERV n bbReg addr data ADDR rw =
    ( rw => ((bvEQUAL n addr ADDR) => (data, T:bool) | (bbReg, T )))
    (bbReg, T )" );

let bbCOMP = new_definition
   ( 'bbCOMP', "!bbReg addr n s.
    bbCOMP n s bbReg addr =
    ( (bvEQUAL n (bvPART n s addr)(bvPART n s addr) \" (bvGREATER s addr bbReg) )
    => (bbReg, T:bool) | (bbReg, F))" );

let bbNextState = new_definition
   ( 'bbNextState', "!(bbReg addr data :num->bool)
    (ADDR :num->bool) (super rw ack :bool) (n s :num).
    bbNextState n s bbReg addr data ADDR super rw =
    ( super => bbSUPERV n bbReg addr data ADDR rw |
    bbCOMP n s bbReg addr )" );

let baseBoundCK_spec = new_definition
   ( 'baseBoundCK_spec', "!(bbReg addr data :num->bool)(ADDR :num->bool)
    (super rw ack :num->bool) (n s :num).
    baseBoundCK_spec n s bbReg addr data ADDR super rw ack =
    ( s < n =>
    if. ( bbReg(t+1),ack(t+1)) =
    bbNextState n s (bbReg t) (addr t) (data t) ADDR (super t) (rw t))" );
let PItT = new_definition
('PIT'.
"PIT w max min (sig: num->num->bool) (t: num) (n: num)
= (n > max) \Rightarrow F 1
(n < min) \Rightarrow F 1
(n <= n) \Rightarrow (sig n t) \ ARB ");

let baseSoundCh_imp = new_definition
('baseSoundCh_imp'.
"\{(bbReg addr data : num->num->bool)(ADDR : num->bool)
(super rw ack : num->bool) (n : num).
baseSoundCh_imp n s bbReg addr data ADDR super rw ack =
\(n < n) \Rightarrow \! t.
\((writeBB g0 g1 g2 10 11 12 e2 x addrMatch goodSeg goodOks ok.
(reg_imp n data writeBB bitFalse bbReg) /
(comp_imp n (ABS n addr t) ADDR g0 10 (addrMatch t)) /
(end2_imp (rw t) (super t) (x t)) /
(comp_imp n (FRT n n s bbReg t)
\(FRT n n s bbReg t) g1 11 goodSeg) /
\(comp_imp s (ABS n addr t)
\(ABS n bbReg t) g2 12 e2) /
\(inv g2 goodOks) /
\(and2_imp goodOks goodSeg ok) /
\(or2_imp ok (super t) (ack (t\!))")");

-----------------------------------prove some lemmas------------------------

let mumLemma0 = prove_thm
('mumLemma0'.
"((m s t: num) (sig: num->num->bool). (s < n) \Rightarrow
\((\textit{PIT} m s \sig t) = (\textit{bvPART} n s(ABS n \sig t))")",
\(\text{INDUCT_TAC}
\(\text{REPEAT GEN_TAC}
\(\text{REWRITE_TAC [NOT_LESS_0]}
\(\text{STRIP_TAC}
\(\text{CONV_TAC [DEPTH_CONV FUN_EQ_CONV]}
\(\text{GEN_TAC}
\(\text{REWRITE_TAC [PIT; bvPART; ABS]}

);;

let mumLemma1 = prove_thm
('mumLemma1'.
"\((\textit{beqEQUAl} n(\textit{bvPART} n s(ABS n bbReg t))(\textit{bvPART} n s(ABS n addr t)) /
\(\textit{beqGREATER} n(\textit{bvPART} n s(ABS n addr t))(\textit{bvPART} n s(ABS n bbReg t)) =
\((\textit{beqGREATER} n(\textit{bvPART} n s(ABS n addr t))(\ABS n bbReg t))(\textit{bvPART} n s(ABS n addr t))))")",
\(\text{iseq_TAC [}
\(\text{SPEC "(\textit{beqGREATER} n(\textit{bvPART} n s(ABS n addr t))(\ABS n bbReg t)" CONJ_SYM]}
\(\text{REFL_TAC}

);;

let mumLemma2 = prove_thm
('mumLemma2'.
"(\textit{Suc} n). (n > 0) \Rightarrow ((\text{Suc (PRE n)} -1) + 1 = \text{Suc (PRE n)})")",
\(\text{GEN_TAC}
\(\text{ASMACS_TAC "n>0"}
\(\text{ASMACS_TAC [}

52
let mmuLemma3 = prove_thm
  (\("\mu lemma3"\),
   "\! (n: \text{num}) \ (n > 0) \implies (\text{SUC} (\text{PRE} n) = n)"
   )
   GEN_TAC
THEN ASM_CASES_TAC "\!n>0"
THEN ASM_REWRITE_TAC []
THEN REWRITE_TAC [PRE_SUB1;ADD1]
THEN REWRITE_TAC [num_CONV "1"]
THEN POP_ASSUM(\(thm\) \ ASSUME_TAC
  (\(\text{REWRITE} \_\text{RULE} [\"thm\] \ (\text{SPECL} [\"n\]; \"0\] \ \text{GREATER})\))
THEN POP_ASSUM(\(\text{thm}\) \ ASSUME_TAC
  (\(\text{REWRITE} \_\text{RULE} [\text{thm}] \ (\text{SPECL} [\"0\]; \"n\] \ \text{LESS}\_\text{EQ})\))
THEN POP_ASSUM(\(\text{thm}\) \ \text{REWRITE} \_\text{TAC}
  (\(\text{REWRITE} \_\text{RULE} [\text{thm}] \ (\text{SPECL} [\"n\]; \("\text{SUC} \ 0\"\] \ \text{SUB}\_\text{ADD})\))
);

%-------------------------------------- prove baseBoundCh_correct ---------------------------------------%

let baseBoundCh_correct = prove_thm
  (\"baseBoundCh_correct\",
   "\! (\text{bbReg addr data} : \text{num}\rightarrow\text{num}\rightarrow\text{bool})(\text{ADDR} : \text{num}\rightarrow\text{bool})
   \ (\text{super} \text{ rw ack} : \text{num}\rightarrow\text{bool}) \ (n : \text{num}) .
   \text{baseBoundCh} \_\text{imp} \ n \ a \ \text{bbReg addr data} \ \text{ADDR} \ \text{super} \text{ rw ack} \implies
   \text{baseBoundCh} \_\text{spec} \ n \ a \ (\text{ABS} n \ \text{bbReg}) \ (\text{ABS} n \ \text{ADDR}) \ (\text{ABS} n \ \text{data})
   \ \text{ADDR} \ \text{super} \text{ rw ack}"
   )
   REWRITE_TAC [baseBoundCh_imp; baseBoundCh_spec]
THEN REPEAT GEN_TAC
THEN ASM_CASES_TAC "\!(s < n)"
THEN ASM_REWRITE_TAC []
THEN ONCE_REWRITE_TAC [bbNextState]
THEN ONCE_REWRITE_TAC [bbSUPERV; bbCOMP]
THEN ONCE_REWRITE_TAC
  [\(\text{and2}\_\text{correct}; \text{reg}\_\text{correct}; \text{compare}\_\text{correct}; \text{or2}\_\text{correct}; \text{inv}\)]
THEN ONCE_REWRITE_TAC [\(\text{and2}\_\text{spec}; \text{or2}\_\text{spec}; \text{reg}\_\text{spec}; \text{comp}\_\text{spec}\)]
THEN REWRITE_TAC [bitFalse]
THEN EXISTS_ELIM_TAC
THEN REPEAT STRIP_TAC
THEN POP_ASSUM(\(\text{thm}\) \ \text{STRIP}\_\text{ASSUME} \_\text{TAC} \ (\text{SPEC}\_\text{ALL} \ \text{thms})\))
THEN MAP_EVERY ASM_CASES_TAC ["(\text{rw} \ t) : \text{bool}"; "(\text{super} \ t) : \text{bool}"
   ]
THENL [
  \% 1/4 %
  ASM_CASES_TAC "bv\_\text{EQUAL} \ n(\text{ABS} n \ \text{addr} \ \text{t})\ \text{ADDR}"
  THEN ASM_REWRITE_TAC []
  ;\% 2/4 %
  ALL_TAC
  ;\% 3/4 %
  ASSUM_LIST(\(\text{asl}\) \ \text{REWRITE} \_\text{TAC} \ [(\text{el} \ 1 \ \text{asl}); \ (\text{el} \ 2 \ \text{asl})])
  THEN ASSUM_LIST(\(\text{thl}\) \ ASSUME_TAC \ (\text{REWRITE} \_\text{RULE} [(\text{el} \ 1 \ \text{thl}); \ (\text{el} \ 5 \ \text{thl}])\))
  THEN ASSUM_LIST(\(\text{thl}\) \ ASSUME_TAC \ (\text{REWRITE} \_\text{RULE} [(\text{el} \ 3 \ \text{thl}); \ (\text{el} \ 5 \ \text{thl}])\))
  THEN ASSUM_LIST(\(\text{thl}\) \ ASSUME_TAC
    \ (\text{REWRITE} \_\text{RULE} [(\text{el} \ 1 \ \text{thl}) \ (\text{SPEC} \ t); \ (\text{el} \ 5 \ \text{thl})]\))
  THEN ASSUM_LIST(\(\text{thl}\) \ \text{REWRITE} \_\text{TAC} \ [(\text{el} \ 1 \ \text{thl}); \ (\text{el} \ 3 \ \text{thl})])
  ;\% 4/4 %
ALL_TAC
] 2 cases 2 and 4 remain %
THEN REWRITE_TAC [mmuLemma]
THEN ASSUM_LIST \(\alpha s l. \) REWRITE_TAC [ \((e l 1 a s l); (e l 2 a s l)\) ]
THEN ASSUM_LIST \(\alpha l. \) ASSUME_TAC (REWRITE_RULE [ \((e l 1 \alpha l); (e l 5 \alpha l)\) ])
THEN ASSUM_LIST \(\alpha l. \) ASSUME_TAC (REWRITE_RULE [ \((e l 2 \alpha l); (e l 5 \alpha l)\) ])
THEN ASSUM_LIST \(\alpha l. \) ASSUME_TAC (REWRITE_RULE [ \((e l 1 \alpha l); (e l 5 \alpha l)\) ])
THEN ASSUM_LIST \(\alpha l. \) ASSUME_TAC (REWRITE_RULE [ \((e l 10 \alpha l); (e l 10 \alpha l)\) ])
THEN ASSUM_LIST \(\alpha l. \) ASSUME_TAC (REWRITE_RULE [ \((e l 1 \alpha l); (e l 4 \alpha l)\) ])
THEN ASSUM_LIST \(\alpha l. \) ASSUME_TAC (REWRITE_RULE [ \((e l 1 \alpha l) \alpha l; (e l 4 \alpha l)\) ])
 tắc

X------------------------------

baseBoundck_correct =
|- !bbReg addr data ADDR super rw ack n s.
  baseboundck_imp n s bbreg addr data addr super rw ack ==>
  baseboundck_spec
  n
  s
  (abs n bbreg)
  (abs n addr)
  (abs n data)
  addr
  super
  rw
  ack
run time: 492.7s
garbage collection time: 347.8s
intermediate theorems generated: 31227

X------------------------------

APPENDIX E: VIRTUAL ADDRESS TRANSLATION UNIT

set_flag('print_all_subgoals', false);;
system 're mmu.th';;
loadf 'exist.tac.ml';;
new_theory 'mmu';;
map load_parent ['gates';'bitVector';'comparer';'register'];;

let bitFalse = new_definition
  ('bitFalse', "!t . bitFalse t = F");;;

baseBounds NMU with virtual address translation

let vSUPERV = new_definition
  ('vSUPERV',
  "!(bbReg vaReg addr data :num->bool)
   vSUPERV n bbReg vaReg addr data ADDR rw =
   ( (rw \ (bvEQUAL n (bvPART n 1 addr) (bvPART n 1 ADDR) ))
   => (addr O) => (data, vaReg, addr, T:bool) |
       (bbReg, data, addr, T:bool) |
       (bbReg, vaReg, addr, T) )" );;

let VtoR = new_definition
  ('VtoR',
  "VtoR realA virtA s n
   = (n > s) => (realA n):bool |
       (virtA n)" );;

let vCOMP = new_definition
  ('vCOMP',
  "!bbReg vaReg addr n s.
   vCOMP n s bbReg vaReg addr =
   ( (bvEQUAL n (bvPART n s bbReg)(bvPART n s addr) /
   "(bvGREATER s addr bbReg) )
   => (bbReg, vaReg, (VtoR vaReg addr s), T:bool) |
       (bbReg, vaReg, addr, F)" );;

let vNextState = new_definition
  ('vNextState',
  "!(bbReg vaReg addr data :num->bool)
   vNextState n s bbReg vaReg addr data ADDR super rw =
   ( super => vSUPERV n bbReg vaReg addr data ADDR rw |
       vCOMP n s bbReg vaReg addr )" );;

let virtBBck_spec = new_definition
  ('virtBBck_spec',
  "!(bbReg vaReg addr data outAddr :num->bool)(ADDR :num->bool)
   (super rw ack :num->bool) (n :num).
   virtBBck_spec n s bbReg vaReg addr data ADDR super rw ack outAddr= (s < n) =>

55
let PRT = new_definition
('PRT',
"PRT = max min (sig:num->num->bool) (t:num) (n:num)
  = (n > max) = F |
  (n < min) = F |
  (n <= w) = (sig n t) ! ARB ");

let PRTA = new_definition
('PRTA',
"PRTA = max min (sig:num->bool) (n:num)
  = (n > max) = F |
  (n < min) = F |
  (n <= w) = (sig n) ! ARB ");

let pick_imp = new_definition
('pick_imp',
"pick_imp (wordA :num->bool) (wordB :num->bool) (which:bool) res
  = (which = T) = (res = wordA) | (res = wordB)";

let virtBBCk_imp = new_definition
('virtBBCk_imp',
"!((bbReg vaReg addr data outAddr :num->num->bool)(ADDR :num->bool)
  (super rw ack :num->bool) (n s:num).
  virtBBCk_imp n s bbReg vaReg addr data ADDR super rw ack outAddr
  (s < n) =
  (! wBB wVA select x aM0 aM1 aM2 goodSeg goodOfs ok nok nxlat g l e.
    (and2_imp (rw t) (super t) (x t)) /
    (compEq_imp n (PRT n n 1 addr t) (PRTA n n 1 ADDR) (aM0 t)) /
    (and2_imp (aM0 t) (x t) (aM1 t)) /
    (inv (addr 0 t) (aM2 t)) /
    (and2_imp (aM1 t) (addr 0 t) (wBB t)) /
    (and2_imp (aM1 t) (aM2 t) (wVA t)) /
    (reg_imp n data wBB bitFalse bbReg) /
    (reg_imp n data wVA bitFalse vaReg) /
    (compEq_imp n (PRT n n s bbReg t)
     (PRT n n s addr t) goodSeg) /
    (comp_imp s (ABS n addr t)
     (ABS n bbReg t) g l e) /
    (inv g goodOfs) /
    (and2_imp goodOfs goodSeg ok) /
    (or2_imp ok (super t) (ack (t+1))) /
    (inv ok nok) /
    (or2_imp nok (super t) nxlat) /
    (pick_imp (ABS n addr t) (ABS n vaReg t) nxlat (select t)) /
    (outAddr (t+1)) = (VtoR (select t) (ABS n addr t) s ))
  )";

%--------------------------------------------------------prove some lemmas-------------% 

let mmuLemma0 = prove_thm
('mmuLemma0',
"!((n s t:num) (sig:num->num->bool).
  (PRT n n s sig t) = (bvFART n s(ABS n sig t))", 
CONV_TAC(DEPTH_CONV FUM_EQ_CONV)
THEN GEN_TAC
THEN REWRITE_TAC [PRT;bvPART;ABS]

let muxLemma1 = prove_thm
  (\(muxLemma1\),
   "(bvEQUAL n (bvPART n s (ABS n bbReg t))) (bvPART n s (ABS n addr t)) /
   \(\text{bvGREATER} s (ABS n addr t) (ABS n bbReg t)) =
   \(\text{bvGREATER} s (ABS n addr t) (ABS n bbReg t)) /
   (bvEQUAL n (bvPART n s (ABS n bbReg t))) (bvPART n s (ABS n addr t)))",
   ONCE_REWRITE_TAC [SPEC "\(\text{bvGREATER} s (ABS n addr t) (ABS n bbReg t)\)"
     CONJ_THM]
   THEN REFLEX_TAC
  );;

let muxLemma2 = prove_thm
  (\(muxLemma2\),
   "VtoR s a s = a",
   CONV_TAC(DEPTH_CONV FUN_EQ_CONV)
   THEN REWRITE_TAC [VtoR]
   THEN GEN_TAC
   THEN BOOL_CASES_TAC "n > s"
   THEN REWRITE_TAC []
  );;

let muxLemma3 = prove_thm
  (\(muxLemma3\),
   "\(n s :num\) (sig:num->bool). (PRTA n n s sig) = (bvPART n s sig)",
   CONV_TAC(DEPTH_CONV FUN_EQ_CONV)
   THEN REPEAT GEN_TAC
   THEN REWRITE_TAC [PRTA;bvPART]
   THEN ASM_CASES_TAC "(n' > n)"
   THEN ASM_REWRITE_TAC []
   THEN ASSUM_LIST(\as. ASSUME_TAC (REWRITE_RULE [SPEC ["n";"n"] GREATER] (el 1 as) (el 1 as))
     THEN ASSUM_LIST(\as. REWRITE_TAC [REWRITE_RULE [el as] (SPECL ["n";"n"] LESS_CASES)]
       REWRITE_TAC [el as] (SPECL ["n";"n"] LESS_0_CASES))
  );;

let muxLemma4 = prove_thm
  (\(muxLemma4\),
   "addr 0 t = ABS n addr t 0",
   ONCE_REWRITE_TAC [ABS]
   THEN ONCE_REWRITE_TAC [SPECL ["0";"n"] LESS_OR_EQ]
   THEN REWRITE_TAC [REWRITE_RULE [SPEC ["(0=n)" DISJ_THM] (SPECL ["n"] LESS_0_CASES)]
  );;

%------------------------ prove correct --------------------------% 

let virtBB_correct = prove_thm
  (\(virtBB_correct\),
   "(bbReg vaReg addr data outAddr :num->bool)(ADDR :num->bool)
   (super rw ack :num->bool) (n :num).
   virtBBck_impm n s bbReg vaReg addr data ADDR super rw ack outAddr =
   virtBBck_spec m s (ABS n bbReg) (ABS n vaReg) (ABS n addr)
   (ABS n data) ADDR super rw ack outAddr",
   REWRITE_TAC [virtBBck_impm; virtBBck_spec]
   THEN REPEAT GEN_TAC
   THEN ASM_CASES_TAC "(m < n)"

57
THEM ASM_rewrite_tac []
THEM ONECE_rewrite_tac [vNextState]
THEM ONECE_rewrite_tac [vSUPER; vCOMP]
THEM ONECE_rewrite_tac [and2_correct; reg_correct; compare_correct;
compEq_correct; or2_correct; inv]
THEM ONECE Rewrite_tac [and2_spec; or2_spec; reg_spec;
comp_spec; compEq_spec; pick_imp]
THEM Rewrite_tac [ bitFalse ]
THEM EXISTS_elim_tac
THEM REPEAT strip_tac
THEM POP_assum_list (thm. assume_tac (spec_all thm))
THEM MAP_every_asm_cases_tac ["(super t):bool"; "(rw t):bool"]
THEM ASSUM_LIST (asl. strip_assume_tac
(REWRITE_RULE [(el 1 asl); (el 2 asl)]; (el 3 asl))]
THEM POP_assum_list (asl.
MAP_every_assume_tac rev (subtract asl [(el 12 asl)]))]
THEM [
% 1/4 (super t) (rw t) %
ASSUM_LIST (asl.
  Rewrite_tac [(el 6 asl); (el 10 asl); (el 11 asl)])
THEM ASM_CASES_TAC "beqval n (pr t n 1 addr t) (pr t n 1 ADDR)"
THEM ASSUM_LIST (thl. Rewrite_Tac [ Rewrite_rule [
(SPEC "n"; "1"; "ADDR"); mmulennama3];
(SPEC "n"; "1"; "ADDR"); mmulennama0]) (el 1 thl)]
THEM ASSUM_LIST (thl. Assume_tac
(REWRITE_RULE [mmulennama2; (el 2 thl)]; (el 8 thl)])
THEM [
ASM_CASES_TAC "(addr 0 t):bool"
THEM ASSUM_LIST (thl. Assume_tac (Rewrite_rule [
(REWRITE_RULE [(el 1 thl); (el 3 thl)]; (el 7 thl))];
(SPEC "t" (el 5 thl)))]
THEM ASSUM_LIST (asl. Rewrite_Tac
(REWRITE_RULE [mmulennama4; (el 2 asl)])
THEM ASSUM_LIST (thl. Assume_tac (Rewrite_rule [
(REWRITE_RULE [(el 2 thl); (el 4 thl)]; (el 9 thl))];
(SPEC "t" (el 7 thl)))]
THEM ASSUM_LIST (thl. Rewrite_Tac
[PAIR_EQ; (el 1 thl); (el 2 thl); (el 4 thl)])
; ASSUM_LIST (thl. Assume_tac (Rewrite_rule [
(REWRITE_RULE [(el 2 thl); (el 3 thl)]; (el 7 thl))];
(SPEC "t" (el 5 thl)))]
THEM ASSUM_LIST (thl. Assume_tac (Rewrite_rule [
(REWRITE_RULE [(el 3 thl); (el 4 thl)]; (el 7 thl))];
(SPEC "t" (el 5 thl)))]
THEM ASSUM_LIST (thl. Rewrite_Tac
[PAIR_EQ; (el 1 thl); (el 2 thl); (el 3 thl)])
]
; % 2/4  super t \ "rw t t
ASM_rewrite_tac [mmulennama2]
; % 3/4  "super t \ / "rw t t
ALL_TAC
; % 4/4  "super t \ / "rw t t
ALL_TAC
]
THEM ASSUM_LIST (asl. (REWIRE_TAC [(el 10 asl); (el 11 asl)]; mmulennama1;
(REWRITE_RULE [(el 5 asl)] (SPEC "t" (el 3 asl))];
(REWRITE_RULE [(el 4 asl)] (SPEC "t" (el 2 asl)))]))))
58
```ml
THEN ASK_CASES_TAC "("bvGREATER s(ABS n add r t)(ABS n bbReg t) /
  bvEQUAL n(PRT n n s bbReg t)(PRT n n s add r t))"
THEN ASSUM_LIST\(\{s\}\. REWRITE_TAC [REWRITE_RULE [mmuLemma0] (el 1 asl)]]
THEN ASSUM_LIST\(\{s\}\. REWRITE_TAC [REWRITE_RULE [(el 1 asl)] (el 7 asl)]]
THEN ASSUM_LIST\(\{s\}\. REWRITE_TAC [REWRITE_RULE [REWRITE_RULE [(el 1 asl)] (el 2 asl)] (el 8 asl)]]
);

virtBB_correct =
let mmuLemma0 = prove_thm
  ('mmuLemma0',
  "(!n a t:num) (sig:n->num->bool). (a < n) ==> 
    ((PRT n n s sig t) = (bvPART n s(ABS n sig t)))",
  INDUCT_TAC
  THEN REPEAT GEN_TAC
  THEN REWRITE_TAC [NOT_LESS_0]
  THEN STRIP_TAC
  THEN CONV_TAC(DEPTH_CONV FUN_EQ_CONV)
  THEN GEN_TAC
  THEN REWRITE_TAC [PRT;bvPART;ABS]
);

let mmuLemma3 = prove_thm
  ('mmuLemma3',
  "(!n a t:num) (sig:n->bool). (a < n) ==> 
    ((PRT n n s sig) = (bvPART n s sig))",
  INDUCT_TAC
  THEN REPEAT GEN_TAC
  THEN REWRITE_TAC [NOT_LESS_0]
  THEN STRIP_TAC
  THEN CONV_TAC(DEPTH_CONV FUN_EQ_CONV)
  THEN GEN_TAC
```

---

59
THEN REWRITE_TAC [PRTA; bVPART]
THEN ASM_CASES_TAC "(n' > (SUC n))"
THEN ASM_REWRITE_TAC []
THEN ASSUM_LIST \( n \). ASSUME_TAC(
    REWRITE_RULE [ (SPECL ['"n'";'"(SUC n)"'] GREATER) ] (el 1 \( n \)) ))
THEN ASSUM_LIST \( n \). REWRITE_TAC[
    REWRITE_RULE [ (el 1 \( n \)) ] (SPECL ['"(SUC n)";'"n'"'] LESS_CASES) ])
);;

---------%
APPENDIX F: ABSTRACT MEMORY MANAGEMENT UNIT

mmu_abs.ml

let Library_Root = '/epoch/dl/csgrad/schubert/hol/Library/';

let lib_dir_list =
  (map (concat Library_Root)
    ['gates'; 'bits'; 'words'; 'numbers'; 'decimal'; 'assoc']);

set_search_path (search_path() @ ['.
  /epoch/dl/csgrad/schubert/hol/tactics/';
  '/epoch/dl/csgrad/schubert/hol/ml/';
  '/epoch/dl/csgrad/schubert/hol/theories/';
  '/epoch/dl/csgrad/schubert/hol/lisp/wax/';
]
  @ lib_dir_list);

loadf('mmu_defs.ml');

system 'rm /epoch/dl/csgrad/schubert/hol/theories/mmu_abs.th';

new_theory 'mmu_abs';

loadf 'abstract';

new_type_abbrev ('RWE', "bool#bool#bool");

let mmu_abs = new_abstract_representation
  [('segId', "(@address -> @wordn)" );
  ('segDfs', "(@address -> @wordn)" );
  ('segIdashf', "(@address -> @wordn)" );
  (%)
  ('availBit', "(@wordn -> bool)" );
  ('readBit', "(@wordn -> bool)" );
  ('writeBit', "(@wordn -> bool)" );
  ('execBit', "(@wordn -> bool)" );
  (%)
  ('add', "(@wordn @ wordn -> @wordn)" );
  (%)
  ('addEq', "(@address @ address -> bool)" );
  ('ofsEq', "(@address @ wordn -> bool)" );
  ('validAccess', "(@address @ wordn @ RWE -> bool)" );
  (% Coercion functions %
  ('val', "(@wordn -> num)" );
  ('wordn', "(num -> @wordn)" );
  ('address', "(@wordn -> @address)" );
  (% Memory functions %
  ('fetch', "(@memory @ address) -> @wordn" );
  ('trans', "(@memory -> @memory" );
  ]);

let mmu_ty = abstract_type 'mmu_abs' 'segId';

close_theory();
mmu_def.ml

let Library_Root = '"/epoch/di/csgrad/schubert/hol/Library/"';

let lib_dir_list =
    (map (concat Library_Root)
        ['gates'; 'bits'; 'words'; 'numbers'; 'decimal'; 'assoc']);

set_search_path (search_path() @ ['.
    '/epoch/di/csgrad/schubert/hol/tactics/
    '/epoch/di/csgrad/schubert/hol/ml/
    '/epoch/di/csgrad/schubert/hol/theories/
    '/epoch/di/csgrad/schubert/hol/lisp/vax/
]
    @ lib_dir_list);

loadf('aux_defe.ml');

system 're /epoch/di/csgrad/schubert/hol/theories/mm_def.th';

new_theory 'mmu_def';

loadf 'abstract';

map new_parent ['mmu.abs'; 'time.abs'];

let rep_ty = abstract_type 'mmu.abs' 'segId';

<table>
<thead>
<tr>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>type definitions</td>
</tr>
<tr>
<td>-----------------------------------------------</td>
</tr>
</tbody>
</table>

new_type_abbrev ('RWE',"bool#bool#bool");

let rBIT = new_definition
    ('rBIT',"rwe:RWE. rBIT rwe = (FST rwe)");

let wBIT = new_definition
    ('wBIT',"rwe:RWE. wBIT rwe = (FST (SND rwe))");

let eBIT = new_definition
    ('eBIT',"rwe:RWE. eBIT rwe = (SND (SND rwe))");

<table>
<thead>
<tr>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Security bit auxiliary definitions</td>
</tr>
<tr>
<td>Segment Descriptor:</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>n</td>
</tr>
<tr>
<td>---------------</td>
</tr>
<tr>
<td>0:</td>
</tr>
<tr>
<td>1:</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>MMU SPECIFICATION</td>
</tr>
</tbody>
</table>

62
let legalAccess = new_definition
(legalAccess, !"rwe: RWE) vAddr tblPtr mem (r: "rep_ty). legalAccess r vAddr tblPtr rwe mem =
let a = (fetch r) (mem, (address r) ((add r) (segIdahf r vAddr, tblPtr))) in
((validAccess r) (vAddr, a, rwe) \ (offsEq r) (vAddr, a))

let vToR = new_definition
('vToR', "!vAddr tblPtr mem (r: "rep_ty). vToR r vAddr tblPtr mem =
let a = (fetch r) (mem, (address r)
((add r) (rword r i), (add r) (segIdahf r vAddr, tblPtr))) in
(address r) ((add r) (segIdahf r vAddr, a))")

let superMode = new_definition
('superMode', "! rwe vAddr tblPtr ADDR tblPtr data mem (r: "rep_ty).
superMode r vAddr rwe tblPtr ADDR tblPtr data mem =
((wBIT rwe) \ (addrEq r (vAddr, tblPtrADDR)))
=> (T, vAddr, data) \ (T, vAddr, tblPtr)

let userMode = new_definition
('userMode', "! rwe vAddr tblPtr ADDR tblPtr data mem (r: "rep_ty).
userMode r vAddr rwe tblPtr ADDR tblPtr data mem =
(legalAccess r vAddr tblPtr rwe mem
=> (T, (vToR r vAddr tblPtr mem), tblPtr) \ (F, vAddr, tblPtr))")

let nextState = new_definition
('nextState', "! rwe superV vAddr tblPtr ADDR tblPtr data mem (r: "rep_ty).
nextState r vAddr rwe tblPtr ADDR tblPtr data mem superV =
(superV => superMode r vAddr rwe tblPtr ADDR tblPtr data mem |
userMode r vAddr rwe tblPtr ADDR tblPtr data mem)

let mmu_beh = new_definition
('mmu_beh', "!reqIn rwe superV vAddr tblPtr ADDR tblPtrIn mem data (r: "rep_ty).
mmu_beh r reqIn rwe vAddr superV data mem tblPtr ADDR tblPtrIn =
(reqOut, raddr, tblPtrOut) = \%
reqIn => nextState r vAddr rwe tblPtr ADDR tblPtrIn data mem superV =
(F: bool, vAddr, tblPtrIn)" )
let mmu_spec = new_definition
('mmu_spec',
  "#! rwe super vaddr tblPtrADDR tblPtr data mem (r:'rep_ty)
  mmu_spec r vaddr rwe tblPtrADDR tblPtr data mem superv
  (superv => superNode r vaddr rwe tblPtrADDR tblPtr data mem | 
   userNode r vaddr rwe tblPtrADDR tblPtr data mem )") ;;

X-----------------------

MMU IMPLEMENTATION
-----------------------X

let secUalt.spec = new_definition
('secUalt_spec',
  "#! a b ok (r:'rep_ty)(rwe:num->RWE). secUalt_spec r a b rwe ok = 
  (!: t. ok (t+1) = 
    ((validaccess r) ((a t),(b t),(rwe t)) \ (ofsLEq r) ((a t),(b t))))") ;;

let addUnit.spec = new_definition
('addUnit_spec', "!(a b c :num->wordn) (r:'rep_ty).
  addUnit_spec r a b c = #: t:num. c (t+1) = (add r ( (a t),(b t) ))") ;;

let muxUnit.spec = new_definition
('muxUnit_spec',
  "!(a out:num->address) (b :num->wordn) (w :num->bool) (r:'rep_ty).
  muxUnit_spec r a b out w = 
  #: !: t:num. (out (t+1)) = (w t) => address r(b (t+1)) | (a t))") ;;

let mux3Unit.spec = new_definition
('mux3Unit_spec',
  "!(a b c out :num->wordn) (w:num->num). mux3Unit_spec a b c out w = 
  #: !: t:num. (out (t+1)) = (w t) => a t | (w t = 1) => b t | c t" );;

let splitUnit.spec = new_definition
('splitUnit.spec',
  "!(r:'rep_ty) virt id ors. splitUnit.spec r virt id ors = 
  #: !: t:num. (id t) = (segIdshf r) (virt t) \ 
  (ofs t) = (segOfs r) (virt t) " );;

let latchUnit.spec = new_definition
('latchUnit.spec',
  "!(i out :num->wordn) (ctrl:num->bool) (r:'rep_ty).
  latchUnit.spec r i out ctrl = 
  #: !: t:num. out (t+1) = ctrl (t+1) => out t | (i (t+1))") ;;

let regUnit.spec = new_definition
('regUnit.spec',
  "!(i out :num->wordn) ld ctrl (r:'rep_ty). regUnit.spec r i ld ctrl out = 
  (: t:num. out (t+1) = (ctrl t => (wordn r 0 ) | ld t => i t | out t) ) \ 
  (out 0 = (wordn r 0 ))") ;;

let matchUnit.spec = new_definition
('matchUnit.spec',
  "!(a b:num->address) (m:num->bool) (r:'rep_ty). matchUnit.spec r a b m = 
  #: t:num. m(t+1) = ( addEq r (a t, b t ) ) => T:bool | F") ;;

let oneUnit.spec = new_definition
('oneUnit.spec', "!:num (r:'rep_ty). oneUnit.spec r t = (wordn r 1)");
let bitFalse = new_definition
    ('bitFalse', "it:num. bitFalse t = F");

let memoryUnit_spec = new_definition
    ('memoryUnit_spec',
      "req addr data done mem (r:'rep_ty).
       memoryUnit_spec r req addr data done mem =
       ( (data 0 = word r 0) \ (done 0 = F) ) /\ 
       it. ( (req t) => 
             ((data (t+1) = fetch r (mem t, addr t)) /\ 
             (done (t+1) = T) ) | 
             ( (data (t+1) = word r 0) /\ 
             (done (t+1) = F) ) )");

A valid request will require 4 phases required with a delay of at least 1
time unit occurs between phases.

0: (initial) -wait until reqIn-
    add (shift vaddr), tblPtr into tmpReg
    compare vaddr, tblPtrADDR (match)
1: ...
   if supervisor mode
    if match and write request -> store dataIn into tblPtr
    else pass request thru (addr, data, rve) and ack
    goto Phase 0
   else
    fetch mem (tmpReg)

add tmpReg, 1
2: -wait until fdone-
   fetch mem (tmpReg+1)
3: -wait until fdone-
   if secUnit pass
   add fetched value, vaddr
   pass request thru (addr, data, rve) and ack
   else
   FAIL

let controlUnit_spec = new_definition
    ('controlUnit_spec', 
    "(muxC phase :num->num) (rve: num->RWE)
     (tmpC tblC 1C xlat done rreq reqIn super match secOK fdone:num->bool).
     controlUnit_spec reqIn super rve match secOK fdone
     muxC tmpC tblC 1C rreq xlat done ack phase =
     ((muxC 0,tmpC 0,tblC 0,1C 0,rreq 0,xlat 0,done 0,ack 0,phase 0) =
      /\ 
      (it.(muxC(t+1),tmpC(t+1),tblC(t+1),1C(t+1),rreq(t+1),xlat(t+1),done(t+1),
      ack(t+1),phase(t+1)) ) =
   (phase t = 0) => 
   (reqIn t =) 
   (phase t = 1) => 
   (super t =)
   ((wBIT (rve t)) \ match t =)
let dataPath = new_definition
('dataPath',
"r:rep_ty (vAddr rAddr :num->address)(vData :num->wordn) mem
(rwe :num->RWE) mem (tblPtr :num->wordn) (tblPtrADDR :num->address)
(muxC :num->num)(tmpC tblC 1C rReq xlat match secOK fdone :num->bool).

dataPath r vAddr vdAddr rwe mem tblPtrADDR tblPtr rAddr

muxC tmpC tblC 1C rReq xlat match secOK fdone =
(?(muxC mux2 id addr data data latOut :num->wordn)
(dataPath :num->wordn).

(rregUnit_spec r vData tblC bitFalse tblPtr) /
(rregUnit_spec r data tmpC bitFalse secData) /
(secUnit_spec r vAddr secData rwe secOK) /
(splitUnit_spec r vAddr id addr) /
(mux3Unit_spec id addr (oneUnit_spec r) mux1 muxC) /
(mux3Unit_spec tblPtr data latOut mux2 muxC) /
(addUnit_spec r mux1 mux2 addrOut) /
(matchUnit_spec r vAddr tblPtrADDR match) /
(muxUnit_spec r vAddr latOut rAddr xlat) /
(memoryUnit_spec r rReq rAddr data fdone mem) ");;

let mmu_imp = new_definition
('mmu_imp',
"r:rep_ty (vAddr rAddr :num->address)(vData :num->wordn)
(rwe :num->RWE)(superv reqIn xlat ack done :num->bool) mem

mmu_imp r vAddr vData rwe superv tblPtr tblPtrADDR reqIn
rAddr done ack xlat mem phase =
(?(muxC :num->num)(tmpC tblC 1C rReq match secOK fdone :num->bool)) .

(dataPath r vAddr vData rwe mem tblPtrADDR tblPtr rAddr
muxC tmpC tblC 1C rReq xlat match secOK fdone) /

close_theory();;

66
mmu_aux.ml

let Library_Root = '/epoch/di/cisgrad/schubert/hol/Library/';

let lib_dir_list =
  (map (concat Library_Root)
   ['gates/'; 'bits/'; 'words/'; 'numbers/'; 'decimal/'; 'assoc/']);

set_search_path (search_path() @ ['

load('aux_defs.ml');

system 'rm /epoch/di/cisgrad/schubert/hol/theories/mmu_aux.th';

new_theory 'mmu_aux';

map load_parent ['mmu_abs'; 'time_abs'; 'mmu_def'; 'ctrlUnit_lem'];
%

new_type_abbrev ('RVE', ':bool#bool#bool');
%

---------------------------------------------------------------

AUX FACTS
---------------------------------------------------------------%

let PLUS_ONE_TAC n =
  REWRITE_TAC [(SYM_RULE ADD1); (num_CONV n); ADD_CLAUSES];

let T2 = prove_thm ('T2', "!t. (t + 1) + 1 = t + 2", PLUS_ONE_TAC "2");

let T3 = prove_thm ('T3', "!t. (t + 2) + 1 = t + 3", PLUS_ONE_TAC "3");

let T4 = prove_thm ('T4', "!t. (t + 3) + 1 = t + 4", PLUS_ONE_TAC "4");

let T5 = prove_thm ('T5', "!t. (t + 4) + 1 = t + 5", PLUS_ONE_TAC "5");

let T6 = prove_thm ('T6', "!t. (t + 5) + 1 = t + 6", PLUS_ONE_TAC "6");

let T7 = prove_thm ('T7', "!t. (t + 6) + 1 = t + 7", PLUS_ONE_TAC "7");

let LESS_ADD_SUC = prove_thm
  ('LESS_ADD_SUC', "!t n. t < (t + SUC(n))", REWRITE_TAC [ADD_CLAUSES; LESS_THM])
THEN REPEAT GEN_TAC
THEN DISJ_CASES_TAC (SPEC "n" LESS_0_CASES)
THENL
  [ POP_ASSUM \t. REWRITE_TAC [(SYM_RULE t); ADD_CLAUSES] ;
    POP_ASSUM \t. ASSUME_TAC (REWRITE_RULE [t]
                     (SPECL ["0"; "n"] LESS_NOT_EQ))
    THEN POP_ASSUM \t. REWRITE_TAC [REWRITE_RULE

67
let RANGE_LEMMA = TAC_PROOF
((l: "t1 t2 (f:num->bool).
  (f t'. ti < t' \& t' < t2 --- "(f t')") \& "(f t2)"
  --- (f t'. ti < t' \& t' < (t2+1) --- "(f t')")"),
REPEAT STRIP_TAC
THEN ASSUM_LIST \(asl. ASSUME_TAC(SPEC "t':num" (el 5 asl)))
THEN ASSUM_LIST \(asl. STRIP_ASSUME_TAC
  (REWRITE_RULE [SYN_RULE ADD1; LESS_THM] (el 3 asl)))
REPEAT STILTP_TAC
J_LM_UST (asl.
  USUI_oTIC(SPEC "t':num" (el 5 Iml)))
ASSIM_LIST (ul.
  STRIP_ISSUME_TIC (m_TE_m_¢_SYX_N_LE_EI_D1;
  LZSS_I_Q (ez ul)))
J3SIM.LZSY(_I. USUE.T£C (RECITE_RULE (el 1 ul) (el 3 ul)))
BL.TAC
]
HS_TIC
);

let LESS_SQUEEZE_LEMMA =

let LESS_EQ_SUCC =
  SYM_RULE (PURE_ONCE_REWRITE_RULE [DISJ_SYM] LESS_THM) in
  PURE_ONCE_REWRITE_RULE [ADD1] (PURE_ONCE_REWRITE_RULE [LESS_EQ_SUCC]
  PURE_ONCE_REWRITE_RULE [LESS_EQ_EQ] LESS_EQ_ANTISYM));

let stable_sigs = new_definition
  ("stable_sigs",
   "!t1 t2 (rwe :num->RVE) (vAddr tblPtrADDR:num->address)
   stable_sigs ti t2 vaddr rve tblPtrADDR data mem super =
     t1'. ti < t' \& t' < t2
     (super t' = super t1) \&
     (vAddr t' = vAddr t1) \&
     (rve t' = rve ti) \&
     (data t' = data ti) \&
     (mem t' = mem ti) \&
     (tblPtrADDR t' = tblPtrADDR t1)"
  );

let INF_F_THM = prove_thm
  ("INF_F_THM","if. (f --- F) = (f = F)"
   GEN_TAC
   THEN BOOL_CASES_TAC "f"
   THEN REWRITE_TAC []
  );

let MUT_TO_EQ_CONV =
  (PURE_REWRITE_RULE [INF_F_THM] o
   (BETA_RULE o (ONCE_REWRITE_RULE [MUT_THM])))

let LESS_ADD_EQ = prove_thm
  ("LESS_ADD_EQ",
   "t x y. ((t+x) < (t+y)) = (x < y)"
   INDUCT_TAC
   THEN REWRITE_TAC [ADD_CLAUSE]
   THEN ONCE_REWRITE_TAC [CONJUNCT1(CONJUNCT2(CONJUNCT2(ADD_CLAUSES)))])
let BETV_0_7_IS_1 = prove_thm
('BETV_0_7_IS_1', "0 < 1 /\ 1 < 7",
CONV_TAC (TOP_DEPTH_CONV num_CONV)
THEN REWRITE_TAC[LESS_0; LESS_MONO_EQ]);;

let BETV_0_7_IS_2 = prove_thm
('BETV_0_7_IS_2', "0 < 2 /\ 2 < 7",
CONV_TAC (TOP_DEPTH_CONV num_CONV)
THEN REWRITE_TAC[LESS_0; LESS_MONO_EQ]);;

let BETV_0_7_IS_3 = prove_thm
('BETV_0_7_IS_3', "0 < 3 /\ 3 < 7",
CONV_TAC (TOP_DEPTH_CONV num_CONV)
THEN REWRITE_TAC[LESS_0; LESS_MONO_EQ]);;

let BETV_0_7_IS_4 = prove_thm
('BETV_0_7_IS_4', "0 < 4 /\ 4 < 7",
CONV_TAC (TOP_DEPTH_CONV num_CONV)
THEN REWRITE_TAC[LESS_0; LESS_MONO_EQ]);;

let BETV_0_7_IS_5 = prove_thm
('BETV_0_7_IS_5', "0 < 5 /\ 5 < 7",
CONV_TAC (TOP_DEPTH_CONV num_CONV)
THEN REWRITE_TAC[LESS_0; LESS_MONO_EQ]);;

let BETV_0_6_IS_1 = prove_thm
('BETV_0_6_IS_1', "0 < 1 /\ 1 < 6",
CONV_TAC (TOP_DEPTH_CONV num_CONV)
THEN REWRITE_TAC[LESS_0; LESS_MONO_EQ]);;

let BETV_0_6_IS_2 = prove_thm
('BETV_0_6_IS_2', "0 < 2 /\ 2 < 6",
CONV_TAC (TOP_DEPTH_CONV num_CONV)
THEN REWRITE_TAC[LESS_0; LESS_MONO_EQ]);;

let BETV_0_6_IS_3 = prove_thm
('BETV_0_6_IS_3', "0 < 3 /\ 3 < 6",
CONV_TAC (TOP_DEPTH_CONV num_CONV)
THEN REWRITE_TAC[LESS_0; LESS_MONO_EQ]);;

let BETV_0_6_IS_4 = prove_thm
('BETV_0_6_IS_4', "0 < 4 /\ 4 < 6",
CONV_TAC (TOP_DEPTH_CONV num_CONV)
THEN REWRITE_TAC[LESS_0; LESS_MONO_EQ]);;

let BETV_0_6_IS_5 = prove_thm
('BETV_0_6_IS_5', "0 < 5 /\ 5 < 6",
CONV_TAC (TOP_DEPTH_CONV num_CONV)
THEN REWRITE_TAC[LESS_0; LESS_MONO_EQ]);;

close_theory();;
ctrlUnit_lem.ml

let Library_Root = '/epoch/di/csgad/schubert/hol/Library/';;

let lib_dir_list =
  (map (concat Library_Root)
    ['gates/'; 'bits/'; 'words/'; 'numbers/'; 'decimal/'; 'assoc/']);;

set_search_path (search_path() @ ['-','
    '/epoch/di/csgad/schubert/hol/tactics/';
    '/epoch/di/csgad/schubert/hol/ml/';
    '/epoch/di/csgad/schubert/hol/theories/';
    '/epoch/di/csgad/schubert/hol/lisp/vax/';
  ])
  @ lib_dir_list);

loadf('aux_defs.ml');

system 'rm /epoch/di/csgad/schubert/hol/theories/ctrlUnit_lem.th'';

new_theory 'ctrlUnit_lem';;

load 'abstract';;
x
map load_parent ['smu_abs'; 'time_abs'; 'smu_def'; 'arithmetic'];;

%--------------------------------------------------------------
% AUX FACTS
%--------------------------------------------------------------

let SUC_EQ_DEF = prove_thm
  ('SUC_EQ_DEF', "\(\forall m. (SUC \; m = SUC \; n) = (m = n)\)",
  REPEAT GEN_TAC
  THEN EQ_TAC
  THENL
    [REWRITE_TAC [INV_SUC]
    ;
    STRIP_TAC
    THEN BOOL_CASES_TAC "m = n"
    THEN ASM_REWRITE_TAC []
  ]);

let num_EQ_TAC =
  CONV_TAC (TOP_DEPTH_CONV num_CONV)
  THEN REWRITE_TAC [SUC_EQ_DEF]
  THEN REWRITE_TAC [NOT_SUC]
  THEN CONV_TAC (ONCE_DEPTH_CONV SYM_CONV)
  THEN REWRITE_TAC [NOT_SUC]);

let PHASE_0_UNIQUE = prove_thm
  ('PHASE_0_UNIQUE', "\((0 = 1) \land (0 = 2) \land (0 = 3) \land (0 = 4) \land (0 = 5)\)",
  REPEAT CONJ_TAC THEN num_EQ_TAC);

let PHASE_1_UNIQUE = prove_thm
  ('PHASE_1_UNIQUE', "\((1 = 0) \land (1 = 2) \land (1 = 3) \land (1 = 4) \land (1 = 5)\)",
  REPEAT CONJ_TAC THEN num_EQ_TAC);;
let PHASE_2_UNIQUE = prove_thm
('PHASE_2_UNIQUE', "'(2 - 0) \land '(2 - 1) \land '(2 - 3) \land '(2 - 4) \land '(2 - 5)"
REPEAT CONJ_TAC THEN num_EQ_TAC );;

let PHASE_3_UNIQUE = prove_thm
('PHASE_3_UNIQUE', "'(3 - 0) \land '(3 - 1) \land '(3 - 2) \land '(3 - 4) \land '(3 - 5)"
REPEAT CONJ_TAC THEN num_EQ_TAC );;

let PHASE_4_UNIQUE = prove_thm
('PHASE_4_UNIQUE', "'(4 - 0) \land '(4 - 1) \land '(4 - 2) \land '(4 - 3) \land '(4 - 5)"
REPEAT CONJ_TAC THEN num_EQ_TAC );;

let PHASE_5_UNIQUE = prove_thm
('PHASE_5_UNIQUE', "'(5 - 0) \land '(5 - 1) \land '(5 - 2) \land '(5 - 3) \land '(5 - 4)"
REPEAT CONJ_TAC THEN num_EQ_TAC );;

let SIX_PHASES_ONLY = prove_thm
('SIX_PHASES_ONLY', "'! muC phase rwe tmpC tblC 1C xlat done ack rReq reqIn super match
secOK fdone.
controlUnit_spec reqIn super rwe match secOK fdone muC tmpC tblC 1C
rReq xlat done ack phase \rightarrow
(\forall t. (phase t = 0) \lor (phase t = 1) \lor (phase t = 2) \lor
(phase t = 3) \lor (phase t = 4) \lor (phase t = 5))
REPEAT GEN_TAC
THEN PURE_ONCE_REWRITE_TAC [ controlUnit_spec ]
THEN STRIP_TAC
THEN INDUCT_TAC
THENL
[\%------------------- base case -------------------\%
ASSUM_LIST("as1. MAP_EVERY ASSUME_TAC ( CONJUNCTS ( REWRITE_RULE [PAIR_EQ] (el 2 as1)) ))
THEN POP_ASSUM(\thm. REWRITE_TAC[\thm] )
;\%------------------- induction -------------------\%
PURE_REWRITE_TAC [ADD1]
THEN POP_ASSUM(\thm. DISJ_CASES_TAC (\thm ) )
THENL
[\%------------------- case 0 -------------------\%
ASM_CASES_TAC "(reqIn t):bool"
THEN POP_ASSUM_LIST("as1. REWRITE_TAC ( CONJUNCTS ( REWRITE_RULE ([\el 1 as1];(\el 2 as1) ] @ [PAIR_EQ])
(SPEC_ALL (\el 3 as1))))
;]
POP_ASSUM(\thm. DISJ_CASES_TAC (\thm ) )
THENL
[\%------------------- case 1 -------------------\%
ASM_CASES_TAC "(super t):bool"
THEN ASM_CASES_TAC "((wBit(rwe t) \land match t):bool"
THEN POP_ASSUM_LIST("as1. REWRITE_TAC ( CONJUNCTS ( REWRITE_RULE ([\el 1 as1];(\el 2 as1);(\el 3 as1);PAIR_EQ] @
(CONJUNCTS (PHASE_1_UNIQUE))) (SPEC_ALL (\el 4 as1))))
;]
POP_ASSUM(\thm. DISJ_CASES_TAC (\thm ) )

X------------------------
Control Unit Lemmas
------------------------

X------------------------

let PBASE_3_UNIQUE = prove_thm
('PBASE_3_UNIQUE', "'(2 - 0) \land '(2 - 1) \land '(2 - 3) /\ '(2 - 4) /\ '(2 - 5)"
REPEAT CONJ_TAC THEN num_EQ_TAC );;

let PHASE_3_Iullivan = prove_thm
('PHASE_3_Iullivan', "'(3 - 0) \land '(3 - 1) \land '(3 - 2) /\ '(3 - 4) /\ '(3 - 5)"
REPEAT CONJ_TAC THEN num_EQ_TAC );;

let PBASE_4_UNIQUE = prove_thm
('PBASE_4_UNIQUE', "'(4 - 0) \land '(4 - 1) \land '(4 - 2) /\ '(4 - 3) /\ '(4 - 5)"
REPEAT CONJ_TAC THEN num_EQ_TAC );;

let PHASE_4_Iullivan = prove_thm
('PHASE_4_Iullivan', "'(4 - 0) \land '(4 - 1) \land '(4 - 2) /\ '(4 - 3) /\ '(4 - 5)"
REPEAT CONJ_TAC THEN num_EQ_TAC );;

let PBASE_5_UNIQUE = prove_thm
('PBASE_5_UNIQUE', "'(5 - 0) \land '(5 - 1) \land '(5 - 2) /\ '(5 - 3) /\ '(5 - 4)"
REPEAT CONJ_TAC THEN num_EQ_TAC );;

let PHASE_5_Iullivan = prove_thm
('PHASE_5_Iullivan', "'(5 - 0) \land '(5 - 1) \land '(5 - 2) /\ '(5 - 3) /\ '(5 - 4)"
REPEAT CONJ_TAC THEN num_EQ_TAC );;
THEIL

[X------------------------- case 2 -------------------------%]

ASMS-CASES_TAC "(fdone t):bool"

THEN POP_ASSUM_LIST\(asl. REWRITE_TAC ( CONJUNCTS

  REWRITE RULE ((CONJUNCTS PHASE 2 UNIQUE)) @ [PAIR_EQ])

  (REWRITE RULE [(el 1 asl);(el 2 asl)]

    (SPEC_ALL (el 3 asl))))

;

POP_ASSUM('tha. DISJ_CASES_TAC (tha.)

THENL

[X------------------------- case 3 -------------------------%]

ASMS-CASES_TAC "(secD t):bool"

THEN ASMS-CASES_TAC "(secDX t):bool"

THEN POP_ASSUM_LIST\(asl. REWRITE_TAC ( CONJUNCTS

  REWRITE RULE ((CONJUNCTS PHASE 3 UNIQUE)) @ [PAIR_EQ])

  (REWRITE RULE [(el 1 asl);(el 2 asl);(el 3 asl)]

    (SPEC_ALL (el 4 asl))))

[X------------------------- case 4,5 -------------------------%]

POP_ASSUM('tha. DISJ_CASES_TAC (tha.)

THEN POP_ASSUM_LIST\(asl. REWRITE_TAC ( CONJUNCTS

  REWRITE RULE ((CONJUNCTS PHASE 3 UNIQUE)) @ [PAIR_EQ])

  (CONJUNCTS PHASE 4 UNIQUE)) @ [PAIR_EQ])

 (REWRITE RULE [(el 1 asl)] (SPEC_ALL (el 2 asl))))

])])


SIX PHASES ONLY =

|- !muxC phase rwe tmpC tblC 1C xlat done ack rReq reqIn super match

secOn fdone.

controlUnit_spec

reqIn

super

rwe

match

secOn

fdone

muxC

tmpC

tblC

1C

rReq

xlat

done

ack

phase ===> 

(t.

  (phase t = 0) /

  (phase t = 1) /

  (phase t = 2) /

  (phase t = 3) /

  (phase t = 4) /

  (phase t = 5))

Run time: 1235.6s

Intermediate theorems generated: 73322

(Holly : Run time: 2728.2s)


72
let \texttt{NOT\_PHASE\_2\_THEN\_0} = prove \texttt{thm}
\begin{verbatim}
let \texttt{NOT\_PHASE\_2\_THEN\_0} = prove \texttt{thm}
\end{verbatim}
THEM
[X base case %
  POP_ASSUM(thm. MAP_EVERY_ASSUME_TAC CONJUNCTS (
    REWRITE_RULE [controlUnit_spec] thm )))
  THEN POP_ASSUM_LIST(
    \as. REWRITE_TAC CONJUNCTS (
      REWRITE_RULE [PAIR_EQ] (el 2 as)))
] % induction case %
REWRITE_TAC [ADD1]
  THEN ASSUM_LIST(
    \as. ASSUME_TAC SPEC_ALL (REWRITE_RULE [controlUnit_spec] (el 3 as)))
  THEN POP_ASSUM_LIST(
    \as. MAP_EVERY_ASSUME_TAC CONJUNCTS (SPEC_ALL (REWRITE_RULE [controlUnit_spec] (el 3 as)))
    \as. MAP_EVERY_ASSUME_TAC rev(subtract asl [(el 2 asl);(el 4 asl);(el 5 asl)])
  )
  THEN ASSUM_LIST(
    \as. DISJ_CASES_TAC (el 2 asl ))
THEM
[X------------------ phase 0 ------------------%
  ASM_CASES_TAC "(reqIn t):bool"
  THEN POP_ASSUM_LIST(
    \as. REWRITE_TAC (CONJUNCTS PHASE_0_UNIQUE) (SPEC_ALL (el 3 asl)))
  ] ; POP_ASSUM(
    \thm. DISJ_CASES_TAC (thm )
)
THEM
[X------------------ phase 1 ------------------%
  ASM_CASES_TAC "((super t):bool"
  THEN ASM_CASES_TAC "((wBit (w t) \ match t)):bool"
  THEN POP_ASSUM_LIST(
    \as. REWRITE_TAC (CONJUNCTS PHASE_5_UNIQUE) (SPEC_ALL (el 4 asl)))
  ] ; POP_ASSUM(
    \thm. DISJ_CASES_TAC (thm )
)
THEM
[X------------------ phase 2 ------------------%
  ASM_CASES_TAC "((done t):bool"
  THEN POP_ASSUM_LIST(
    \as. REWRITE_TAC (CONJUNCTS PHASE_2_UNIQUE) (CONJUNCTS PHASE_3_UNIQUE) (SPEC_ALL (el 4 asl)))
  ] ; POP_ASSUM(
    \thm. DISJ_CASES_TAC (thm )
)
THEM
[X------------------ phase 3 ------------------%
  ASM_CASES_TAC "((sec0K t):bool"
  THEN ASM_CASES_TAC "("match t):bool"
  THEN POP_ASSUM_LIST(
    \as. REWRITE_TAC (CONJUNCTS PHASE_3_UNIQUE) (SPEC_ALL (el 4 asl)))
  ] ; POP_ASSUM(
    \thm. DISJ_CASES_TAC (thm )
)
THEM
[X------------------ phase 4,5 ------------------%
  POP_ASSUM(thm. DISJ_CASES_TAC (thm )
  THEN POP_ASSUM_LIST(
    \as. REWRITE_TAC (CONJUNCTS PHASE_5_UNIQUE) (CONJUNCTS PHASE_6.Unique) (SPEC_ALL (el 4 asl)))
  ))
]) ] ;;

%------------------------------------------------------------------

PHASE_0_IDLE =
|-- smuxC phase rwe tmpC tblC 1C xlat done ack rReq req fn super match

74
secOK fdone.
controlUnit_spec
reqIn
super
rwe
match
secOK
fdone
muxC
tmpC
tblC
1C
rReq
done
ack
phase =>
(!t. (phase t = 0) => (tblC t = F) \ (muxC t = 0))

Run time: 721.0s
Intermediate theorems generated: 66258

let CTRL_UNIT_EXPAND = prove_thm
(CTRL_UNIT_EXPAND',
"controlUnit_spec reqIn super rwe match secOK fdone muxC
tmpC tblC lC rReq xlat done ack phase =>
ft.
muxC(t + 1),tmpC(t + 1),tblC(t + 1),lC(t + 1),rReq(t + 1),
xlat(t + 1),done(t + 1),ack(t + 1),phase(t + 1) =
((phase t = 0) =>
(reqIn t => (0,F,F,F,F,F,F,F,1) | (0,F,F,F,F,F,F,F,0)) |
((phase t = 1) =>
(super t =>
(((weBit(rwe t) \ match t) =>
(2,T,F,T,T,F,F,2)) |
((phase t = 2) \ fdone t) =>
(1,F,F,T,F,T,F,3) |
((phase t = 3) \ fdone t) =>
(secOK t => (0,F,F,F,F,F,T,F,4) | (0,F,F,F,F,F,T,F,0)) |
((phase t = 4) =>
(0,F,F,F,F,T,T,0) |
((phase t = 5) =>
(0,F,F,F,F,F,T,0) |
(muxC t,tmpC t,tblC t,lC t,F ,xlat t,done t,ack t,
phase t))))))")

STIP_TAC
THEN POP_ASSUM ( \tm. ACCEPT_TAC ( (CONJUNCT2 (REWRITE_RULE [controlUnit_spec] thm))))

%---------------------------------------------
CTRL_UNIT_EXPAND
|- controlUnit_spec
reqIn
super
rwe
match
secOK

75
fdone
muxC
tmpC
tblC
1C
rReq
done
xlat
ack
phase ⇒
(\!
  muxC(t + 1), tmpC(t + 1), tblC(t + 1), 1C(t + 1), rReq(t + 1),
  xlat(t + 1), done(t + 1), ack(t + 1), phase(t + 1) =
  ((phase t = 0) ⇒
    (reqIn t ⇒ (0, F, F, F, F, F, F, 1) | (0, F, F, F, F, F, F, 0)) |
    ((phase t = 1) ⇒
      (super t ⇒
        (((\text{\textless}BIT}(\text{\textless}we t) \lor \text{match} t) ⇒
          (0, F, F, F, F, F, 5) |
          (0, F, F, F, F, T, T, 0)) |
          (2, T, T, T, T, T, F, 2)) |
        (((phase t = 2) \&\& fdone t) ⇒
          (1, F, F, T, T, F, F, 3) |
          ((phase t = 3) \&\& fdone t) ⇒
            (sec0k t ⇒ (0, F, F, F, F, T, F, F, 4) | (0, F, F, F, F, T, F, 0)) |
            ((phase t = 4) ⇒
              (0, F, F, F, T, T, T, 0) |
              ((phase t = 5) ⇒
                (0, F, F, F, F, F, T, T, 0) |
                (muxC t, tmpC t, tblC t, 1C t, F, xlat t, done t, ack t, phase t))))))))

Run time: 33.7s
Intermediate theorems generated: 2782

---

close_theory();

76
mmu_prf.ml

let Library_root = '/epoch/di/csgrad/schubert/hol/Library/';

let lib_dir_list =
  (map (concat Library_root)
   ['gates/'; 'bits/'; 'words/'; 'numbers/'; 'decimal/'; 'assoc/']);

set_search_path (search_path() @ ['.');
  '/epoch/di/csgrad/schubert/hol/tactics/';
  '/epoch/di/csgrad/schubert/hol/ml/';
  '/epoch/di/csgrad/schubert/hol/theories/';
  '/epoch/di/csgrad/schubert/hol/lisp/vax/';
] @ lib_dir_list);

load('aux_defs.ml');

system 'rm /epoch/di/csgrad/schubert/hol/theories/mmprf.th';

mes_theory 'mmu_prf';

load 'abstract';

load 'exist.tac.ml';

map load_parent ['mmu_abs'; 'time_abs'; 'mmu_def'; 'ctrlUnit_lem'; 'mmu_aux'];

let rep_ty = abstract_type 'mmu_abs' 'segId';

-------------------------------------------
AUX FACTS AND DEFS
-------------------------------------------

let line tok t =
  if (is_eq t)
    then (let x = fst(dest_var(rator(lhs(t))))
      in (mem x (words tok) ? false))
    else (if (is_neg t)
      then (let y = fst(dest_var(rator(dest_neg(t))))
        in (mem y (words tok))
      else (let y = fst(dest_var(rator(t)))
        in (mem y (words tok))
      )
    )
  ? false;;

let rec lines tok t =
  if (is_conj t)
    then (let x = (dest_conj t)
      in (let b = (line tok (fst x))
        in (if b then true
          else (lines tok (snd x))
        ))
    else (line tok t)
  ? false;;

let rec unit tok t =
  if (is_comb t)
    then (let x = fst(dest_comb t) in unit tok x)
  else ((let x = fst(dest_const t) in mem x (words tok) ? false) ;;

77
let FIND_ASSUM f asl = hd(filter(f o concl) asl);;

let FIND_SPEC_UNIT s u' asl = (SPEC s (REWRITE_RULE [u]
    (FIND_ASSUM (unit u') asl ) ));;

let FIND_ASSUM2 f asl = hd(tl(filter(f o concl) asl));;

let FIND_SPEC_UNIT2 s u' asl = (SPEC s (REWRITE_RULE [u]
    (FIND_ASSUM2 (unit u') asl )) );;

let FIND_SPEC_MEM_UNIT s asl = (SPEC s (CONJUNCT2 (REWRITE_RULE [memoryUnit_spec]
    (FIND_ASSUM (unit 'memoryUnit_spec' ) asl )) ));

let FILTER_ASSUM_TAC thal f = ASSUM_LIST(asl. ASSUME_TAC( REWRITE_RULE thal
    (FIND_ASSUM f asl )));;

let UNIT u asl = (FIND_ASSUM (unit u) asl);;

let LINE 1 asl = (FIND_ASSUM (lines 1) asl);;

let LESS_CONV x = REWRITE_RULE [LESS_MWDO_EQ; LESS_0] (REWRITE_RULE [ADD;ADD_SYM] ((TOP_DEPTH_CONV num_CONV) x));;

let RANGE_LEMMA = TAC_PROOF
  ((([], "!t1 t2 (f:num->bool).
    (t1.t1 < t' \< t' < t2 \> \"(f t')") \> \"(f t2)"
  \> \"(f t1)\"),
  REPEAT STRIP_TAC
 then ASSUM_LIST (asl. ASSUME_TAC( SPEC "t':num" (el 5 asl))
 then ASSUM_LIST (asl. STRIP_ASSUME_TAC ( REWRITE_RULE [SYM_RULE ADD1; LESS_THM] (el 3 asl))
 then
  [ ASSUM_LIST((asl. ASSUME_TAC ( REWRITE_RULE [(el 1 asl)] (el 3 asl))
    ;
    ALL_TAC
  ]
 then RES_TAC
 );;

let RANGE_TAC hi lo = CONJ_TAC
 THENL
  [REWRITE_TAC [(num_CONV hi );(SPECL ["t":lo] LESS_ADD_SUC)]]
 REPEAT
 (PURE_ONCE_REWRITE_TAC [(SYM_RULE T2);(SYM_RULE T3);(SYM_RULE T4);
   (SYM_RULE T5);(SYM_RULE T6);(SYM_RULE T7)]
 then MATCH_MP_TAC RANGE_LEMMA
 then CONJ_TAC
 THENL
 [REWRITE_TAC [(SYM_RULE ADD1)];LESS_LESS_SUC]
 ;
 ASN_REWRITE_TAC []

78
let LESS_ADD_EQ1 =
  (* "t y. t < (t + y) = 0 < y" *)
  (REWRITE_RULE[LESS_0;(CONJUNCT1( CONJUNCT2( ADD_CLAUSES)))]
   (SPECL ["t";;"0"] LESS_ADD_EQ))
;

let RANGE_RULE th =
  (REWRITE_RULE [LESS_MNW_EQ; LESS_ADD_EQ; LESS_ADD_EQ1; LESS_0]
   (CONV_RULE (TOP_DEPTH_CONV num_CONV) th ));;

let EXPAND_TBLPTR_RULE t asl =
  (REWRITE_RULE [(LINE 'tblC' asl); (LINE 'tblPtr' asl); T]
   (SPEC t (CONJUNCT1 (REWRITE_RULE [regUnit_spec; bitFalse]
       (FIND_ASSUM2 (unit 'regUnit_spec') asl)) )) );;

let INST_SIG_LIST t asl =
  (ONCE_REWRITE_RULE [ADD1]
   (REWRITE_RULE [LESS_SUC_REFL; SYM_RULE ADD1;
     LESS_ADD_EQ; LESS_ADD_EQ1]
     (FIND_SPEC_UNIT t stable_sigs 'stable_sigs' asl )) );;

let NOT_FOR_TBLPTR_TAC =
  EXISTS_TAC "2"
  THEN PURE_ONCE_REWRITE_TAC [Next]
  THEN ASSUM_LIST(asl. REWRITE_TAC [(LINE 'phase' asl); (LINE 'ack' asl); (LINE 'tblPtr' asl) ]
   THEN % determine raddr(t+2) %
   ASSUM_LIST(asl. ASSUME_TAC (  
     (REWRITE_RULE [(LINE 'muxC' asl); T2;(LINE 'xlat' asl)]
     (FIND_SPEC_UNIT ["t+1" muxUnit_spec 'muxUnit_spec' asl]) ))
   THEN CONJ_TAC % create range and mmu_spec subgoals %
   THEOREM % range subgoal %
   [RANGE_TAC "2" "1"
    ; % mmu_spec part %
     ONCE_REWRITE_TAC [mmu_spec;stable_sigs]
   THEN STRIP_TAC
   THEN % instantiate stable_sigs %
   POP_ASSUM(\thm. MAP_EVERY ASSUME_TAC ( CONJUNCTS (  
     SYM_RULE( ONCE_REWRITE_RULE [ADD1]
     (REWRITE_RULE [LESS_SUC_REFL; SYM_RULE ADD1; SYM_RULE T2]
      (SPEC "t+1" thm))))))
   THEN FILTER_ASM_REWRITE_TAC(lines 'super') []
   THEN PURE_ONCE_REWRITE_TAC [superMode]
   THEN ALL_TAC
  );;

let UNPAIR_TAC l =
  POP_ASSUM_LIST(\asl. MAP_EVERY ASSUME_TAC ( (  
    (rev(subtract asl[(el 1 asl)])]) @
  (REWRITE_RULE [PAIR_EQ] (el 1 asl)))) ));;

let CONTROL_LINE_TAC t lem T =
  ASSUM_LIST(\asl. ASSUME_TAC(
REWRITE_RULE (CONJUNCTS lem @
[(LINE 'fdone' asl);T;(LINE 'phase' asl)])
SPEC t (MATCH_MP CTRL_Unit_EXPAND
(UNIT 'controlUnit_spec' asl) ))));;

let MAADDR_TAC t T =
ASSUM_LIST(asl. ASSUME_TAC(
(REWRITE_RULE [(el 1 asl);T;(LINE 'xlat' asl)]
(FIND_SPEC_UNIT t muxUnit_spec 'muxUnit_spec' asl ))));;

%---------------------------------------------------------------------------%

ABSTRACT MMU PROOF
%---------------------------------------------------------------------------%

let MMU_PROOF = prove_thm ('!
(MMU_PROOF',
"'!r:*rep ty' (vaddr raddr :num->*address)(vData :num->word)
(rwe :num->Rw)(super reqIn xlat ack done :num->bool) mem

muu_imp r vaddr vData rwe super tblPtr tblPtrADDR reqIn
raddr done ack xlat mem phase =>

it. (phase t = 0) =>
(reqIn t) =>(?t. Next done (t,t+c) /
((stable_sigs t (t+c) vAddr rwe tblPtrADDR vData
mem super) =>

(muu_spec r (vaddr t) (rwe t) (tblPtrADDR t) (tblPtr t)
(vData t) (mem t) (super t) =

(ack(t+c), raddr(t+c), tblPtr(t+c))))))

! ( (ack (t+1) = F) /

(phase (t+1) = 0) /

(tblPtr(t+1) = tblPtr(t)) )",

REPEAT GEN_TAC
THEN PURE_REWRITE_TAC [muu_imp: dataPath]
THEN REPEAT STRIP_TAC
THEN ASSUM_LIST(asl. ASSUME_TAC( REWRITE_RULE [(el 1 asl)]
SPEC_ALL ( REWRITE_RULE [(UNIT 'controlUnit_spec' asl)]
(SPEC_ALL PHASE_0_IDLE))))
THEN ASSUM_LIST(asl. ASSUME_TAC( REWRITE_RULE
(CONJUNCTS PHASE_0_UNIQUE @ [(LINE 'phase' asl)])
(SPEC "t" (MATCH_MP CTRL_Unit_EXPAND
(UNIT 'controlUnit_spec' asl) ))))
THEN ASM_CASES_TAC "(reqIn t):bool"
THEN ASSUM_LIST(asl. REWRITE_TAC [(el 1 asl)])
THEN ASSUM_LIST(asl. ASSUME_TAC(
(REWRITE_RULE [(el 1 asl)];[el 2 asl]) )
THEN POP_ASSUM_LIST(asl. MAP_EVERY
ASSUME_TAC(rev(subtract asl[(el 3 asl)]))
THEN
ASSUM_LIST(asl. ASSUME_TAC( CONJUNCT1 ( REWRITE_RULE
[regUnit_spec;bitFalse] (FIND_ASSUME (unit 'regUnit_spec') asl))))
THEN ASSUM_LIST(asl. ASSUME_TAC(
(REWRITE_RULE [(LINE 'tblC' asl)]
(SPEC "t" (el 1 asl))))
THEN \% unpair control lines at (t+1) \%
ASSUM_LIST(asl. ASSUME_TAC(
(REWRITE_RULE [PAIR_EQ](el 3 asl))))

80
THEN POP_ASSUME_LIST(\asr.MAP EVERY
ASSUME_TAC(Re2(subtract \asr([\el 4 \asr]))))
% get rid of "reqIn case %
THEN
[ ALL_TAC; ASM_REWRITE_TAC[] ]
THEN % determine tblPtr (t+2)
ASSUME_LIST(\asr. ASSUME_TAC(
(EXPAND_TBLPTR_RULE "t+1" T2 asr))))
THEN
ASSUME_LIST(\asr. ASSUME_TAC( REWRITE_RULE
(CONJUNCTS PHASE_1_UNIQUE 0 [T2; (LINE 'phase' \asr)])
(SPEC "t+1" (MATCH_MP CTRL_UNIT_EXPAND
(UNIT 'controlUnit_spec' \asr))))))
%--------------------- case analysis ---------------%
THEN ASM_CASES_TAC "(super(t + 1)):bool"
THENL [
ASM_CASES_TAC "(wBit (req(t + 1))):bool"
THENL [
ASM_CASES_TAC "(addrEq (r: 'rep_ty') (\Addr t, tblPtr ADDR t)):bool"
THENL [
%---- (1.1.1) ---- super, wBit, addrEq -------------------------------%
% determine control_lines(t+2) %
ASSUME_LIST(\asr. ASSUME_TAC( REWRITE_RULE
[PAIR_EQ; (LINE 'super' \asr); (el 2 \asr);
(REWRITE_RULE [\el 1 \asr])
(FIND_SPEC_UNIT "t" matchUnit_spec 'matchUnit_spec' \asr)])
[\el 4 \asr])
THEN % determine tblPtr(t+3) %
ASSUME_LIST(\asr. ASSUME_TAC(
(EXPAND_TBLPTR_RULE "t+2" T3 asr))))
THEN % determine control_lines(t+3) %
ASSUME_LIST(\asr. ASSUME_TAC( REWRITE_RULE
(CONJUNCTS PHASE_5_UNIQUE 0 [(LINE 'phase' \asr); T3; PAIR_EQ])
(SPEC "t+2" (MATCH_MP CTRL_UNIT_EXPAND
(UNIT 'controlUnit_spec' \asr))))))
THEN EXISTS_TAC "3"
THEN PURE_ONCE_REWRITE_TAC [Next]
THEN ASM_REWRITE_TAC []
THEN CONJ_TAC % create range and mau_spec subgoals %
THENL [
RANGE_TAC "3" "2"
]
ONCE_REWRITE_TAC [mau_spec]
THEN STRIP_TAC
THEN % expand stable_sigs for (t+1) and (t+2) %
ASSUME_LIST(\asr. MAP EVERY ASSUME_TAC (CONJUNCTS
SYM_RULE (ONCE_REWRITE_RULE [ADD1]
((CONV_RULE LESS_CONV)
(REWRITE_RULE
[LESS_ADD_EQ; LESS_SUC_REFL; SYM_RULE ADD1; SYM_RULE T2]
(SPEC "t+1" (REWRITE_RULE [stable_sigs] (\el 1 \asr))))))))
THEN ASSUME_LIST(\asr. ASSUME_TAC
(PURE_ONCE_REWRITE_RULE
[(SYM_RULE ((TOP_DEPTH_CONV num_CONV) "2"))]
(RANGE_RULE
(SPEC "t+2" (REWRITE_RULE [stable_sigs] (\el 7 \asr))))))
THEN
FILTER_ASM_REWRITE_TAC(lines 'super')[]
THEN PURE_ONCE_REWRITE_TAC [superMode]

81
THEM ASSUM_LIST(\$asl. REWRITE_TAC [PAIR_EQ;
(el 13 \$asl);(el 5 \$asl); % wBIT \%el 12 \$asl) % addrEq X)
THEM \% show vaddr t = raddr(t+3) %
RADDR_TAC "t+2" T3
THEM ASSUM_LIST(\$asl. REWRITE_TAC([el 1 \$asl];(el 2 \$asl)])
]

%--- (1.1.2) --- super, wBIT, "addrEq" -------------- %
ASSUM_List(\$asl. ASSUME_TAC( REWRITE_RULE [(el 1 \$asl)]
(FIND_SPEC_UNIT "t" matchUnit_spec 'matchUnit_spec' \$asl))
THEM ASSUM_LIST(\$asl. MAP_EVERY ASSUME_TAC( CONJUNCTS(
REWRITE_RULE [PAIR_EQ;(el 1 \$asl);(el 3 \$asl);(el 4 \$asl)] (el 5 \$asl))))
THEM NOT_FOR_TBLPTR_TAC
THEM ASSUM_LIST(\$asl. REWRITE_TAC [PAIR_EQ;
(REWRITE_RULE [SYM_RULE (LINE 'vAddr' \$asl)] (LINE 'rAddr' \$asl));
(el 10 \$asl) % addrEq X])
]

%--- (1.2) --- super, wBIT -------------------- %
ASSUM_LIST(\$asl. MAP_EVERY ASSUME_TAC( CONJUNCTS(
REWRITE_RULE [PAIR_EQ;(el 1 \$asl);(el 2 \$asl)] (el 3 \$asl))
THEM NOT_FOR_TBLPTR_TAC
THEM ASSUM_LIST(\$asl. REWRITE_TAC [PAIR_EQ;
(REWRITE_RULE [SYM_RULE (LINE 'vAddr' \$asl)] (LINE 'rAddr' \$asl));
(REWRITE_RULE [SYM_RULE (LINE 'rwe' \$asl)] (el 17 \$asl)) % wBIT %))
]

; ALL_TAC
% end super cases %
%--- (2) --- super ------------------------------ %
THEM \% determine addOut(t+1) %
ASSUM_LIST(\$asl. ASSUME_TAC(
REWRITE_RULE ((el 8 \$asl);
(REWRITE_RULE [
(FIND_SPEC_UNIT "t" splitUnit_spec 'splitUnit_spec' \$asl)]
(FIND_SPEC_UNIT2 "t" mux3Unit_spec 'mux3Unit_spec' \$asl))
;
(REWRITE_RULE [LINE 'muxC' \$asl]
(FIND_SPEC_UNIT "t" mux3Unit_spec 'mux3Unit_spec' \$asl))
]
(FIND_SPEC_UNIT "t" addUnit_spec 'addUnit_spec' \$asl))

THEM \% determine latOut(t+1) %
ASSUM_LIST(\$asl. ASSUME_TAC(\n(REWRITE_RULE [(el 1 \$asl);(LINE '1C' \$asl)]
(FIND_SPEC_UNIT "t" latchUnit_spec 'latchUnit_spec' \$asl)))
THEM \% determine fdone value at (t+2) %
ASSUM_LIST(\$asl. ASSUME_TAC(\n(REWRITE_RULE [T2; (LINE 'rReq' \$asl)]
(FIND_SPEC_MEM_UNIT "t+1" \$asl))
)
THEM \% unpair control lines at (t+2) %
POP_ASSUM_LIST(\$asl. MAP_EVERY ASSUME_TAC ( (\n(rev(subtract aasl[el 5 \$asl])) @
[[REWRITE_RULE [PAIR_EQ;(LINE 'super' \$asl)] (el 5 \$asl)])])
)
THEM \% determine latOut(t+2) %
ASSUM_LIST(\$asl. ASSUME_TAC(\n(REWRITE_RULE [(el 1 \$asl);(LINE 'latOut' \$asl);T2]
(FIND_SPEC_UNIT "t+1" latchUnit_spec 'latchUnit_spec' \$asl))
)
THEM \% determine raddr(t+2) %
RADDR_TAC "t+1" T2
\% determine control lines at (t+3) %
THEN

CONTROL_LINE_TAC "t+2" PHASE_2_UNIQUE T3
THEN % determine latOut(t+3) %
ASSUM_LIST(\asl. ASSUME_TAC(
(REWRITE_RULE [(LINE 'latOut' asl);T3; (LINE 'addOut' asl)])
(FIND_SPEC_UNIT "t+2" latchUnit_spec 'latchUnit_spec' asl)))
THEN % determine memory value at (t+3) %
ASSUM_LIST(\asl. ASSUME_TAC(
(REWRITE_RULE [(LINE 'rReq' asl);T3]
(FIND_SPEC_MEM_UNIT "t+2" asl)))
THEN % determine tblPtr (t+3) %
ASSUM_LIST(\asl. ASSUME_TAC(
(EXPAND_TBLPTR_RULE "t+2" T3 asl)))
THEN % unpair control lines at (t+3) %
UNPAIR_TAC 4

% determine control lines at (t+4) %
THEN

CONTROL_LINE_TAC "t+3" PHASE_2_UNIQUE T4
THEN % determine addOut(t+4) %
ASSUM_LIST(\asl. ASSUME_TAC(
(REWRITE_RULE [T4;bitFalse][(LINE 'data' asl)])
(SPEC "t+3" (CONJUNCT1 (REWRITE_RULE [regUnit_spec]
(FIND_ASSUM (unit 'regUnit_spec') asl)))))
THEN % determine memory value at (t+4) %
ASSUM_LIST(\asl. ASSUME_TAC(
(REWRITE_RULE [(LINE 'rReq' asl);T4]
(FIND_SPEC_MEM_UNIT "t+3" asl)))
THEN % determine tblPtr (t+4) %
ASSUM_LIST(\asl. ASSUME_TAC(
(EXPAND_TBLPTR_RULE "t+3" T4 asl)))
THEN % unpair control lines at (t+4) %
UNPAIR_TAC 5
THEN % determine latOut(t+4) %
ASSUM_LIST(\asl. ASSUME_TAC(
(REWRITE_RULE [(asl 1 asl);(LINE 'addOut' asl);(LINE 'data' asl);T4]
(FIND_SPEC_UNIT "t+3" latchUnit_spec 'latchUnit_spec' asl))))
THEN % determine rAddr(t+4) %
RAADDR_TAC "t+3" T4
THEN % determine securityUnit data(t+5) %
ASSUM_LIST(\asl. ASSUME_TAC(
(REWRITE_RULE [(asl bitFalse);T6]
(FIND_SPEC_UNIT "t+4" secUnit_spec 'secUnit_spec' asl)))
% determine control lines at (t+5) %
THEN

CONTROL_LINE_TAC "t+4" PHASE_3_UNIQUE T5
THEN % determine memory value at (t+5) %
ASSUM_LIST(\asl. ASSUME_TAC(83
\[
\text{(REWRITE RULE [(LIME 'rReq' asl);T5]}
\text{(FIND_SPEC_MEM_UNIT "t+4" asl)))}
\]
\[
\text{THEN} \quad \% \text{determine tblPtr (t+5) %}
\text{ASSUM_LIST(asl. ASSUME_TAC(}
\text{(EXPAND_TBLPTR_RULE "t+4" T5 asl)))}
\]
\[
\text{THEN} \quad \% \text{unpair control lines at (t+5) %}
\text{UNPAIR_TAC 3}
\]
\[
\text{THEN} \quad \% \text{determine addOut(t+6) %}
\text{ASSUM_LIST(asl. ASSUME_TAC(}
\text{(REWRITE RULE [PHASE_1_UNIQUE;T6;}
\text{(REWRITE RULE [(LIME 'muxC' asl);(LIME 'data' asl);(LIME 'rAddr' asl);}
\text{(FIND_SPEC_UNIT "t+5" splitUnit_spec 'splitUnit_spec' asl)]}
\text{(FIND_SPEC_UNIT2 "t+5" mux3Unit_spec 'mux3Unit_spec' asl) })
\text{)}
\text{)}
\text{)(FIND_SPEC_UNIT "t+5" addUnit_spec 'addUnit_spec' asl ))})
\]
\[
\text{THEN} \quad \% \text{cases on validAccess %}
\text{ASM_CASES_TAC "validAccess (r:"rep_ty}
\text{\text{(vaddr(t+4).fetch r(mem(t+2).raddr(t+2)).rwe(t+4))}
\text{/}
\text{(ofsLEq r(vaddr(t+4).fetch r(mem(t+2).raddr(t+2))))")}
\]
\[
\text{THEN [}
\text{ASSUM_LIST(asl. ASSUME_TAC(}
\text{(REWRITE RULE [(el 1 asl)] (LIME 'secOK' asl))})
\]
\[
\% \text{determine control lines at (t+6) %}
\text{THEN}
\text{ASSUM_LIST(asl. ASSUME_TAC(}
\text{REWRITE_RULE (CONJUNCTS PHASE_3_UNIQUE @}
\text{[(LIME 'fdone' asl);T6;(LIME 'phase' asl);PAIR_EQ;(el 1 asl)])
\text{(SPEC "t+5" (MATCH_MP CTRL_UNIT_EXPAND}
\text{(UNIT 'controlUnit_spec' asl)) })})
\]
\[
\text{THEN} \quad \% \text{determine latOut(t+6) %}
\text{ASSUM_LIST(asl. ASSUME_TAC( (REWRITE_RULE}
\text{[(el 1 asl);(LIME 'latOut' asl);(LIME 'addOut' asl);T6]
\text{(FIND_SPEC_UNIT "t+5" latchUnit_spec 'latchUnit_spec' asl))))}
\]
\[
\text{THEN} \quad \% \text{determine rAddr(t+6) %}
\text{RADDR_TAC "t+5" T6}
\]
\[
\text{THEN} \quad \% \text{determine tblPtr (t+7) %}
\text{ASSUM_LIST(asl. ASSUME_TAC(}
\text{(EXPAND_TBLPTR_RULE "t+6" T7 asl)))}
\]
\[
\% \text{determine control lines at (t+7) %}
\text{THEN}
\text{CONTROL_LINE_TAC "t+6" PHASE_4_UNIQUE T7}
\text{THEN POP_ASSUME(thm. ASSUME_TAC( REWRITE_RULE [PAIR_EQ] thm ))}
\]
\[
\text{THEN} \quad \% \text{determine latOut(t+7) %}
\text{ASSUM_LIST(asl. ASSUME_TAC( (REWRITE_RULE}
\text{[(el 1 asl);(LIME 'latOut' asl);(LIME 'addOut' asl);T7]
\text{(FIND_SPEC_UNIT "t+6" latchUnit_spec 'latchUnit_spec' asl))))}
\]
\[
\text{THEN} \quad \% \text{determine rAddr(t+7) %}
\text{RADDR_TAC "t+6" T7}
\]
\[
\text{THEN EXISTS_TAC "7"}
\text{THEN PURE_ONCE_REWRITE_TAC [Next]}
THEN ASSUM_LIST([as1. REWRITE_TAC([(LINE 'done' as1);(LINE 'phase' as1)])]
THEN CONJ_TAC % create range and mau_spec subgoals %
THENL
[ RANGE_TAC "7" "6"
;
STRIP_TAC
THEN % write raddr for time t %
ASSUM_LIST([as1. ASSUME_TAC( REWRITE_RULE
[(el 15 as1);(el 17 as1)];
(REWRITE_RULE [BETW_0_7_IS_6] (INST_SIG_LIST "t+5" as1));
(REWRITE_RULE [BETW_0_7_IS_4] (INST_SIG_LIST "t+4" as1))]
(LINE 'raddr' as1)))]
THEN
PURE_ONCE_REWRITE_TAC [mau_spec]
THEN ASSUM_LIST([as1. REWRITE_TAC [ (REWRITE_RULE
[(REWRITE_RULE [BETW_0_7_IS_1] (INST_SIG_LIST "t+1" as1))]
(LINE 'super' as1))]
THEN PURE_REWRITE_TAC [userMode;legalAccess]
THEN EXPAND_LET_TAC
THEN % write validAccess for time t %
ASSUM_LIST([as1. ASSUME_TAC ( (REWRITE_RULE
[(REWRITE_RULE [BETW_0_7_IS_2] (INST_SIG_LIST "t+2" as1))]
(REWRITE_RULE [BETW_0_7_IS_4] (INST_SIG_LIST "t+4" as1));
(el 19 as1)]
(el 11 as1) )])
THEN
ASSUM_LIST([as1. REWRITE_TAC [[(el 1 as1);(el 2 as1)];
(LINE 'tb1Ptr' as1);PAIR_EQ])
THEN PURE_ONCE_REWRITE_TAC [vToR]
THEN EXPAND_LET_TAC
THEN REWRITE_TAC []
]
; % Case where "(validAccess ... /
ofsLEq ... ) %
ASSUM_LIST([as1. ASSUME_TAC( (REWRITE_RULE [(el 1 as1)] (LINE 'secOK' as1)))]
% determine control lines at (t+6) %
THEN
ASSUM_LIST([as1. ASSUME_TAC( REWRITE_RULE (CONJUNCTS PHASE_3_UNIQUE @
[(LINE 'done' as1);T6;(LINE 'phase' as1);PAIR_EQ;(el 1 as1)];
(SPEC "t+5" (MATCH_MP CTRL_UNIT_EXPAND
(UNIT 'controlUnit_spec' as1))))]
THEN % determine latOut(t+6) %
ASSUM_LIST([as1. ASSUME_TAC (REWRITE_RULE
[[(el 1 as1);(LINE 'latOut' as1);(LINE 'addOut' as1);T6]
(FIND_SPEC_UNIT "t+6" latchUnit_spec 'latchUnit_spec as1)]]))
THEN % determine raddr(t+6) %
RADDR_TAC "t+5" T6
THEN EXISTS_TAC "6"
THEN PURE_ONCE_REWRITE_TAC [Next]
THEN ASSUM_LIST([as1. REWRITE_TAC[(LINE 'done' as1);(LINE 'phase' as1)])
THEN CONJ_TAC % create range and mau_spec subgoals %
THENL
[ RANGE_TAC "6" "5"
;
STRIP_TAC
THEN % write raddr for time t %
ASSUM_LIST([as1. ASSUME_TAC (REWRITE_RULE
[(REWRITE_RULE [BETW_0_6_IS_5] (INST_SIG_LIST "t+5" as1))]]

85
THEN
PURE_ONCE_REWRITE_TAC [mmu_spec]
THEN ASSUM_LIST(

((REWITE_RULE (BETWEEN_0_6 IS_1) (INST_SIG_LIST "t+1" asl)))
(line 'super' asl))))
THEN PURE_REWRITE_TAC [userMode; legalAccess]
THEN EXPAND_LET_TAC
THEN % write validAccess for time t %
ASSUM_LIST(asl. ASSUME_TAC ( (REWITE_RULE
((REWITE_RULE (BETWEEN_0_6 IS_2) (INST_SIG_LIST "t+2" asl)));
(rewite_rule (BETWEEN_0_6 IS_4) (INST_SIG_LIST "t+4" asl));
(el 25 asl])
(el 7 asl) ) )
THEN
ASSUM_LIST(asl. REWRITE_TAC [(el 1 asl); (el 2 asl);
(line 'tblPtr' asl); PAIR_EQ])
THEN REWRITE_TAC []
]
% end validAccess cases %

%--------------------------------------------------------------------------

MMU_PROOF =
/-! r vaddr raddr vData rve super reqIn xlat ack done mem tblPtr
tblPtrADDR phase.
   mmu_imp
 r
 vaddr
 vData
 rve
 super
 tblPtr
 tblPtrADDR
 reqIn
 raddr
 done
 ack
 xlat
 mem
 phase ==>
 (!t.
  (phase t = 0) ==>
  (reqIn t =>
   (?c.
    Next done(t, t + c) /
    (phase(t + c) = 0) /
    (stable_sign t(t + c)vAddr rve tblPtrADDR vData mem super ==>
     (mmu_spec
      r
      (vaddr t)
      (rve t)
      (tblPtrADDR t)
      (tblPtr t)
      (vData t)
      (mem t)
      (super t) =
      ack(t + c), raddr(t + c), tblPtr(t + c)))))) |
(((ack(t + 1) = F) \ /
  (phase(t + 1) = 0) \ /
  (tblPtr(t + 1) = tblPtr t)))))

Run time: 2419.4s
Intermediate theorems generated: 121858

File msw_prf loaded
() : void
Run time: 2635.2s
Intermediate theorems generated: 122537

----------------------------------------------------------------------------------
This document was generated in support of NASA contract NAS1-18586, Design and Validation of Digital Flight Control Systems Suitable for Fly-By-Wire Application, Task Assignment 3, with formal verification of embedded systems. In particular, this document describes the verification of a set of memory management units. The verification effort demonstrates the use of hierarchical decomposition and abstract theories. The MMUs can be organized into a complexity hierarchy. Each new level in the hierarchy adds a few significant features or modifications to the lower level MMU. The units described include: (1) a page check TLM (translation look-aside module); (2) a page check TLM with supervisor line; (3) a base and bounds MMU; (4) a virtual address translation MMU; and (5) a virtual address translation MMU with memory resident segment table.