A planar frequency tripler comprised of two semiconductor diode structures connected back-to-back by an n+ doped layer (N+) of semiconductor material utilizes an n doped semiconductor material for a drift region (N) over the back contact layer in order to overcome a space charge limitation in the drift region. A barrier layer (B) is grown over the drift region, after a sheet of n-type doping (N_s) which forms a positive charge sheet over the drift region, N, to internally bias the diode structure. Two metal contacts are deposited over the barrier layer, B, with a gap between them. To increase the power output of the diodes of a given size, stacked diodes may be provided by alternating barrier layers and drift region layers, starting with a barrier layer and providing a positive charge sheet at the interface of a barrier on both sides of each drift region layer with n-type δ doping. The stacked diodes may be isolated by etching or ion implantation to the back contact layer N+ and a separate metal contact deposited on each stacked diode.

6 Claims, 7 Drawing Sheets
FIG. 1a
(PRIOR ART)

FIG. 1b
(PRIOR ART)
FIG. 2

VOLTAGE $V_C$

$C_{\text{min}}$ to $C_{\text{max}}$

$2V_f$

$R_{\text{min}}$ to $R_{\text{max}}$
FIG. 4

EFFICIENCY [%] vs. INPUT POWER [mW]

- 2.0 V
- 1.5 V
- 1.0 V
- 0.5 V

HalFWrth: 2Vf
FIG. 6

FIG. 8
FIG. 7

- POWER IN [mW]
- POWER OUT [mW]
- EFFICIENCY [%]
- PEAK $V_C$ [V]
- PEAK CURRENT [mA]

Graphs showing the relationship between power in and power out, efficiency, peak voltage $V_C$, and peak current for different power inputs.
PLANAR VARACTOR FREQUENCY MULTIPLIER DEVICES WITH BLOCKING BARRIER

ORIGIN OF INVENTION

The invention described herein was made in the performance of work under a NASA contract, and is subject to the provisions of Public Law 96-517 (35 USC 202) in which the contractor has elected not to retain title.

TECHNICAL FIELD

The invention relates to planar varactor frequency multiplier devices of the type disclosed in U.S. Pat. No. 4,954,864 assigned to the United States of America as represented by the Administrator of the National Aeronautics and Space Administration which, by this reference, is hereby made a part hereof.

BACKGROUND ART

A need exists to generate a near-millimeter wave radiation of moderate power from a fundamental input wave using solid-state devices in a phased array that combines the outputs of the devices with no ohmic contacts between devices in a two-dimensional grid. Gallium arsenide Schottky barrier varactor diodes are the classical devices for frequency multiplication in the microwave region. During the last two decades efforts have been made to adapt this device for operation in the millimeter wave region. The most important improvement was the introduction of a moderately doped epitaxial layer on a heavily doped substrate for reduction of series resistance without loss of capacitance swing. However, the Schottky barrier varactor diode is still hampered by significant disadvantages, such as a substantial parasitic series resistance due to the ohmic back contact and the relatively long path from that contact to the active layer, especially when the skin effect becomes important. Another disadvantage is that the second harmonic is mainly generated due to the favorable structure geometry, the parasitic series resistance is minimal and does not degrade due to skin effect.

Lateral isolation from other devices on the same chip can be achieved by mesa etching and deposition of an insulating dielectric, such as SiO₂. An additional light etch after metal deposition for surface contacts is recommended in order to reduce near-surface leakage between the metal contacts. The simple, high-yield planar process is appropriate for high-reliability hybrid integration of single devices with planar waveguide coupling and filter structures as well as for on-chip integration with planar antennas in quasi-optically coupled multi-diode arrays.

The theoretical models presented here are not intended to be rigorous but rather to serve as guides to the prototype design of such structures. In this spirit, an intrinsic cut-off frequency is estimated for each type of diode from the minimum series capacitance of the drift layer, C_{min}, occurring in depletion and its maximum series resistance, R_{max}, occurring in accumulation, as

\[ \omega_{ce} = \frac{1}{R_{max} C_{min}} \]  

The average of series capacitance and resistance affect the harmonic generation of the diodes making it dependent on the signal waveforms and thus on the embedding and driving conditions.

As noted above, when the drift region is intrinsic (I), electrons injected from the back contact layer (N⁺) carry a space charge limited current with a transit time limited frequency response. The C-V characteristic in this case has a steep transition, \( (dC/dV)/C = q/kT \), between C_{min} and C_{max} enabling the "space charge varactor" to generate a frequency spectrum of high harmonic content suitable for triplers and higher order multipliers already at low power levels. With

\[ C_{min} = \epsilon d_{drift} A/\delta \]  

and the high-field approximation

\[ R_{max} = \frac{d_{drift}^2}{2 A \delta V_s} \]  

one obtains

\[ \omega_{ce} = 2 \nu_s / d_{drift} \]  

where A is the area of a single diode and \( \nu_s \) is the effective electron saturation velocity, which may depend on \( d_{drift} \) and the field distribution. As \( d_{drift} / \nu_s \) represents the average time needed by an electron to cross the drift region, the response of the BINA+ diode is transit-time limited and does not depend on the electron concentration. Estimates of the value of the average electron velocity in 100 nm GaAs layers range from \( 0.6 \times 10^7 \) cm/s.
The validity of the BIN+ concept of the aforesaid patent was proven with a single whisker-coupled Si-O$_2$/Si diode operating as a frequency doubler in a waveguide mount and performing closely to the predictions of a large signal analysis for a stepfunction C-V. FIG. 2 shows C-V characteristic curves from a pair of back-to-back BIN+ diodes with characteristic values related to physical diode properties. The maximum capacitance is reached when both diodes are in accumulation, whereas at the minimum capacitance one diode is in accumulation and the other fully depleted, leading to

$$C_{\text{max}} = C_{\text{bar}}/2$$

$$C_{\text{min}} = C_{\text{min}} C_{\text{bar}}/2$$

with $C_{\text{bar}} = \varepsilon_{\text{bar}} A/d_{\text{bar}}$, and $C_{\text{min}} = \varepsilon_{\text{drift}}/d_{\text{drift}}$, where A is the area of each single diode, $\varepsilon_{\text{bar}}$ is the dielectric constant of the barrier, and $\varepsilon_{\text{drift}}$ is the dielectric constant of the drift region. The halfwidth of the C-V curve is close to $2V_j$, where $V_j$ is called flatband voltage because at that voltage the field at the barrier is zero, marking the transition between accumulation and depletion of the drift region.

For the most general case of a trapezoidal barrier, as shown in FIG. 3, the flatband voltage $V_f$ is determined by the following equation (7) from the n-type doping sheet, $N_{\text{sheet}}$, together with the barrier height at the metal interface, $\Phi_M$, the barrier height at the interface with the drift material, $\Phi_D$, and a and N−, the back contact layer, $\Phi_{N^-}$ (±0.1 V at room temperature).

$$V_f = \frac{N_{\text{sheet}} \varepsilon_{\text{bar}}}{q} + \Phi_M - \Phi_D + \Phi_{N^-}$$

where

$$\Phi_{N^-} = \frac{2kT}{q} \ln \frac{2\varepsilon_{\text{drift}} kT}{qN^+}$$

with $L_D = \sqrt{2\varepsilon_{\text{drift}} kT/qN^+}$ being the Debye length of the back contact layer N+. This formation covers several types of barriers which are listed in Table 2. In particular, this discussion refers to a triangular barrier created by the doping sheet in all-GaAs material, i.e., $\Phi_D = 0$, as a Mott barrier.

### TABLE 1

<table>
<thead>
<tr>
<th>$\Phi_{\text{IN}}$</th>
<th>$\Phi_{\text{IN}}$</th>
<th>$\Phi_{\text{IN}}$</th>
<th>$\Phi_{\text{IN}}$</th>
<th>$\Phi_{\text{IN}}$</th>
<th>$\Phi_{\text{IN}}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\Phi_{\text{IN}}$</td>
<td>$\Phi_{\text{IN}}$</td>
<td>$\Phi_{\text{IN}}$</td>
<td>$\Phi_{\text{IN}}$</td>
<td>$\Phi_{\text{IN}}$</td>
<td>$\Phi_{\text{IN}}$</td>
</tr>
</tbody>
</table>

As the capacitance changes, the series resistance also changes, as shown in FIG. 2. The maximum

$$R_{\text{max}} = 2R_{\text{max}} + R_{\text{N}}$$

is the resistance of both drift regions of the back-to-back diodes in accumulation plus the parasitic series resistance, whereas the minimum

$$R_{\text{min}} = R_{\text{max}} + R_{\text{N}}$$

is the resistance of only one accumulated diode plus parasitic because the other diode is fully depleted. As a reasonable average value $R_{\text{min}} = 1.5 R_{\text{max}} + R_{\text{N}}$ has been used in the simulations.

FIG. 4 shows a simulated result for a tripler to 200 GHz. For a given halfwidth $2V_j$ the efficiency $\eta$ peaks at a certain input power with the peak shifting to higher powers, broadening and reaching a saturation value for larger halfwidths. Furthermore, the input power is related to the peak voltage drop over the capacitance $V_c$ by $P_{\text{in}} \approx V_c^2$. The condition for maximum efficiency, obtained from many simulations, can be described by

$$V_c = 0.6 \frac{C_{\text{min}}}{C_{\text{max}}} \frac{1}{f_c}$$

where $2V_j$ should be much larger than $kT/q$ for a BIN+ structure.

A discussion of what limits $V_c$ follows with reference to FIG. 5 where the conduction band edge of back-to-back BIN+ structure with Mott barriers and a 100 nm drift region has been plotted from a PISCES simulation depicting the situation 100 ps after the application of a large voltage step. (The solution after only 10 ps is practically identical as expected for a transit time of the order of 1 ps.) The steady-state solution differs by a decreased voltage drop over the forward biased barrier due to a substantial leakage conductance. The fields are high in the reverse biased diode and low in the forward biased diode as long as the input frequency is much smaller than the cut-off frequency.

The forward biased barrier exhibits a leakage current of density

$$j_{\text{TE}} = \frac{4\pi q N_{\text{sheet}} kT}{3\hbar} \exp \left[ -\frac{q\Phi_B}{kT} \right]$$

which is caused by thermionic emission (TE) over the barrier with $m_{\text{bar}}$ being its effective mass and $\Phi_B$ its effective height. The leakage current in the reference biased barrier is dominated by Fowler-Nordheim (FN) tunneling with a density

$$j_{\text{FN}} = \frac{m_0}{m_{\text{bar}}} \frac{q^2 \Phi_{\text{bar}}}{8\pi \hbar \Phi_D} \exp \left[ -\frac{8\pi \hbar \Phi_{\text{bar}}}{3eE_{\text{bar}}} \Phi_D^2 \right]$$
which, in contrast to the thermionic current, is a reverse leakage barrier $E_{\text{bar}}>0$. As a consequence, the current rises very sharply with the total applied voltage and will overtake the forward leakage current at a breakdown voltage. Beyond that voltage, the barriers would become highly rectifying in a sense that would lead to a build-up of charge between the barriers, which would shift the flatband voltage.

This functional breakdown voltage is estimated by equating the exponents of Equations (12) and (13). This leads to the barrier breakdown field

$$E_{\text{bar, BD}} = \frac{8\sqrt{2m_{\text{eff}}\Phi_{M}}}{3\hbar^2} \frac{\Phi_{M}}{q} k_{\text{T}}$$

which at $T = 300K$ reduces to

$$E_{\text{bar, BD}} = \frac{1.7 \times 10^4}{V_{\text{cm}}} \sqrt{\frac{m_{\text{bar}}}{m_0}} \frac{\Phi_{M}}{q} \Phi_{B}$$

FIG. 5 shows by the solid line triangular peak the effective height of the Mott barrier (around 0.3 V). A dotted line shows the effective height of a heterojunction barrier to be higher and not so thin that current tunnels through the barrier. Thus, the above derivation of the breakdown holds not only for Mott (triangular) barriers but also for the trapezoidal heterojunction and oxide barriers as long as these barriers are not so thin that current tunnels through the full barrier at breakdown, i.e., $\Phi_{M} - E_{\text{bar, BD}} \Phi_{B}$ must be fulfilled. For these trapezoidal barriers, shown by a dotted line in FIG. 5, which leak only a little in forward direction, it is estimated that $\Phi_{B} = \Phi_{D}$ as the voltage drop over the forward biased diode will be about $V_{f}$, which will usually be larger than $\Phi_{M} = \Phi_{D}$ of FIG. 3.

The breakdown voltage of a single diode is related to the barrier breakdown field by

$$V_{\text{BD,s}} = E_{\text{bar, BD}} \left( \frac{8\sqrt{2m_{\text{eff}}\Phi_{M}}}{3\hbar^2} \frac{\Phi_{M}}{q} d_{\text{bar}} \right)$$

Applying $Q = \int C \text{d}V$ to the single and the back-to-back diodes, the breakdown voltage of the latter becomes

$$V_{\text{BD}} = C_{\text{min,1}} (V_{\text{BD,s}} - V_{f}) + V_{f}$$

with

$$C_{\text{min,1}} = \frac{C_{\text{bar}}}{d_{\text{bar}} + d_{f}} + 1$$

This derivation assumes that the voltage drop over the barriers is still determined by their capacitance rather than their conductance, which is a good approximation for heterojunction barriers at high frequency operation. (Note that $V_{\text{BD}}$ decreases with increase in sheet doping as illustrated by the dashed line in FIG. 5.)

Table 2 above lists the properties of various barriers starting with the simple GaAs Mott barrier, suitable only for low-power applications, and progressing to AlGaAs/GaAs with about 50% Al,AlAs/GaAs and SiO$_2$/Si. The Schottky barrier heights $\Phi_{M}$ of the III-V compounds have been estimated by the $\frac{1}{e}$-bandgap rule. Note that tunneling through the X-valley is facilitated by the isotropic momentum distribution in the metal, which limits the advantage of a pure AlAs barrier.

With these parameters and the maximum allowed voltage drop over the capacitance, $\text{max}(V_{C})$, set equal to $V_{\text{BD}}$, the results for the AlGaAs/GaAs heterojunction barrier tripler in the following Table 3 have been obtained. The area has been chosen to achieve matchable impedance levels.

### Table 3

Simulated Performance of an AlGaAs/GaAs BIN+ Tripler to 200 GHz

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$d_{\text{bar}}$ [nm]</td>
<td>20</td>
</tr>
<tr>
<td>$d_{\text{f}}$ [nm]</td>
<td>80</td>
</tr>
<tr>
<td>$N_{\text{sheet}}$ [cm$^{-2}$]</td>
<td>$5.5 \times 10^{12}$</td>
</tr>
<tr>
<td>$A$ [μm$^2$]</td>
<td>6</td>
</tr>
<tr>
<td>$C_{\text{min}}$ (PF)</td>
<td>15</td>
</tr>
<tr>
<td>$C_{\text{D}}$ (PF)</td>
<td>5</td>
</tr>
<tr>
<td>$R$ [Ω]</td>
<td>20</td>
</tr>
<tr>
<td>$2V_{f}$ [V]</td>
<td>2.0</td>
</tr>
<tr>
<td>$V_{f}$ [V]</td>
<td>11.5</td>
</tr>
<tr>
<td>$P_{\text{m}}$ [mW]</td>
<td>19</td>
</tr>
<tr>
<td>$\mu$ [%]</td>
<td>35.5</td>
</tr>
<tr>
<td>$P_{\text{acc}}$ [mW]</td>
<td>6.7</td>
</tr>
<tr>
<td>$R_{1}$ [Ω]</td>
<td>48</td>
</tr>
<tr>
<td>$X_{1}$ [Ω]</td>
<td>300</td>
</tr>
<tr>
<td>$R_{2}$ [Ω]</td>
<td>35</td>
</tr>
<tr>
<td>$X_{2}$ [Ω]</td>
<td>50</td>
</tr>
</tbody>
</table>

Since already $V_{f} \approx 1V$ the effective height of the forward biased heterojunction barrier, $\Phi_{D}$, was set to $\Phi_{B}$. The area has been chosen to achieve matchable impedance levels.

### STATEMENT OF THE INVENTION

The space charge limitation of submillimeter frequency multiplier devices of the BIN+ type is overcome by a BNN$^+$ diode structure comprising an n$^+$ doped layer of semiconductor material functioning as a low resistance back contact, a layer of semiconductor material with n-type doping functioning as a drift region grown on the back contact layer, a δ doping sheet forming a positive charge at the interface of the drift region layer with a barrier layer, and a surface metal contact. The layers thus formed on an n$^+$ doped layer may be divided into two isolated back-to-back BNN$^+$ diodes by etching or ion implantation and separately depositing two surface metal contacts.

By repeating the sequence of the drift region layer and the barrier layer with a δ doping sheet at the interface between the drift and barrier layers, a plurality of stacked diodes are formed. By etching or otherwise dividing the stacked layers into two stacks down to the n$^+$ doped back contact layer, such as by ion implantation, two isolated multidiode stacks are provided for the back-to-back diodes antiserises connected for greater output power without sacrificing the advantage of two single diodes connected back to back in antiserises by the internal n$^+$ doped contact layer. When single or stacked diodes are provided on a single chip, they may be isolated by etching or ion implanting channels down to the n$^+$ doped layer and, in the case of etching, filling the channels with insulating dielectric material before depositing a pattern of metal for surface contacts. In the case of stacked diodes, back-to-back diode isolation may be carried out at the same time the stacked layers are isolated to divide them into two stacked diodes connected back to back.

The novel features that are considered characteristic of this invention are set forth with particularity in the appended claims. The invention will best be understood...
from the following description when read in connection with the accompanying drawings.

**BRIEF DESCRIPTION OF THE DRAWINGS**

FIG 1a shows schematically a back-to-back diode device structure and FIG. 1b is a diagram of its equivalent circuit. FIG. 2 shows graphs of capacitance C and resistance R of back-to-back BIN+ diodes as a function of voltage drop over capacitance. Halfwidth equals twice the flat-band voltage of a single diode.

FIG. 3 illustrates electron potential distribution of a single BIN+ diode with a trapezoidal barrier, biased at flatband voltage Vf. The field discontinuity between barrier and drift region is controlled by a doping sheet close to that interface.

FIG. 4 are graphs of efficiency for a simulated BIN+ tripler to 200 GHz as a function of input power with halfwidth of C-V as a parameter with Cmax=15fF, Cmin=5fF and R=200Ω.

FIG. 5 illustrates potential distribution in back-to-back BIN+ diodes at breakdown voltage VBD caused by tunneling through its reverse biased barrier to show that increased sheet doping decreases VBD.

FIG. 6 illustrates two back-to-back BIN+ diodes for a frequency tripler in accordance with the present invention.

FIG. 7 shows graphs of simulated performance data for BNN+ frequency tripler of FIG. 6 with Cmax=30fF, Cmin=11fF and R=5Ω.

FIG. 8 illustrates a plurality of diodes stacked into two isolated stacks over one n+ contact layer to form back-to-back BNN+ diodes of higher power capability.

**DETAILED DESCRIPTION OF THE INVENTION**

In the present embodiment, a heterojunction barrier is used instead of a Mott barrier because it is superior in withstand breakdown as indicated by the trapezoidal (dotted line) barrier versus the triangular (solid line) barrier in FIG. 5.

It has been discovered that if enough n-type bulk doping is added to the drift region to create a BNN+ diode shown in FIG. 6, the current is no longer space charge limited. The resistance of the undepleted drift region becomes

\[ R_{\text{max}} = \frac{p \lambda d_{\text{drift}}}{\mu}. \]

where \( p = \frac{1}{qN_N} \) is the resistivity, which in turn depends on the doping and the electron mobility. The intrinsic cut-off frequency becomes

\[ \omega_c = \frac{1}{R_{\text{max}} C_{\text{min}}} = \frac{1}{q \mu p}. \]

i.e., determined by dielectric relaxation. Unfortunately, the mobility and with it the relaxation time degrades when the field in the drift region exceeds a critical field, \( E_{\text{crit}} \). Although the mobility has a complex functional dependence on the spatial and temporal distribution of the electric field, a simple monotonous model may be used with a properly adjusted \( E_{\text{crit}} = \nu_s / \mu \) as an engineering guide. The design goal was to avoid \( E_{\text{drift}} > E_{\text{crit}} \) as much as possible. Table 1 gives numerical values for the intrinsic cut-off frequency of BNN-

\[ \mu(E_{\text{drift}}) = \frac{\mu_0}{1 + \frac{E_{\text{drift}}}{E_{\text{crit}}}} \]

diodes with \( N = 10^{17}/\text{cm}^3 \) at low fields and the critical field for comparison with BIN+ diodes. These cut-off frequencies are clearly much higher than the ones for the BIN+ diodes but are restricted to fairly low fields.

The transition from space charge limited behavior occurs when the Debye length

\[ L_{\text{Debye}} = \sqrt{\frac{2 \epsilon_0 n \mu_0 k T}{e^2 N}} \]

becomes less than \( d_{\text{drift}} \). As a side effect, the transition from high to low capacitance becomes more gradual, i.e., with a long depletion tail, which can be described by

\[ C = \frac{C_{\text{bar}}}{\sqrt{1 + \frac{e^2 V_f}{e^2 V_f - V}}}, \]

where \( \alpha = 2C_{\text{bar}} n \epsilon_0 \epsilon_{\text{drift}}/q^2 \). This approximation holds for \( V < V_f - 4kT/q \), where the flatband voltage is still given by Equation (7), but now with

\[ \Phi_{\text{N}} = \frac{kT}{q} \ln N_c / N; \]

where \( N_c \) is the effective conduction band density of states. The graduation of the C-V curve should have little effect on tripling for high enough powers as long as the diodes "punch through." i.e., the maximum depletion width reaches \( d_{\text{drift}} \). If punch through is reached exactly when the barrier breaks down, then

\[ V_{\text{BD,0}} = E_{\text{bar}} \left( \frac{d_{\text{drift}}}{\epsilon_0 E_{\text{drift}}} \right)^2 + \frac{d_{\text{bar}}}{\epsilon_0 E_{\text{bar}}}. \]

\[ \frac{N_c}{N} = \left( \frac{d_{\text{drift}}}{\epsilon_0 E_{\text{drift}}} \right)^2 + \Phi_D - \Phi_M. \]

i.e., a reduction of almost a factor 2 in comparison to the BIN+ if \( N_{\text{drift}} \) is not reduced.

Table 4 below compares the properties BIN+ and BNN+ diodes with the intrinsic cut-off frequency defined as

**TABLE 4**

Comparison of BIN+ and BNN+ diodes

<table>
<thead>
<tr>
<th>BIN+ (L_{Debye} &gt; d_{drift})</th>
<th>BNN+ (L_{Debye} &lt; d_{drift})</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sleep transition with large constant slope C = qAT</td>
<td>Gradual transition with long tail</td>
</tr>
<tr>
<td>High harmonic content at low power n = N in undepleted drift region</td>
<td>3rd harmonic little affected at high power</td>
</tr>
<tr>
<td>Space charge n(x,V) injected into drift region N from N+ layer</td>
<td>n = O in depleted part</td>
</tr>
<tr>
<td>( R_{\text{max}} = \frac{d_{\text{drift}}^2}{2 \epsilon_0 n \epsilon_{\text{drift}} V_x} )</td>
<td>Relaxation time limited response ( \omega_c = 2\sqrt{q n \epsilon_0 / \epsilon_{\text{drift}} / E_{\text{crit}}} )</td>
</tr>
<tr>
<td>Transit time limited response ( \omega_c = 2\sqrt{q n \epsilon_0 / \epsilon_{\text{drift}} / E_{\text{crit}}} ) for ( E_{\text{drift}} &gt; E_{\text{crit}} = \epsilon_s / \mu )</td>
<td>No space charge in depletion</td>
</tr>
<tr>
<td>No space charge in depletion ( \rightarrow ) average field at barrier ( \rightarrow ) higher than avg. field at barrier</td>
<td></td>
</tr>
<tr>
<td>Wide power range of moderate efficiency</td>
<td>Narrower power range of high efficiency</td>
</tr>
</tbody>
</table>
Table 1 above gives numerical values for the intrinsic cut-off Si $B_{in}^+$ and GaAs $B_{nn}^+$ diodes that show the superiority of GaAs $B_{nn}^+$ diodes at low fields. As noted herebefore, the relaxation time degrades when the field in the drift region exceeds the critical field. The formulas given in Table 4 are based on the simple monotonous model for the field dependent mobility given by Equation (21). Estimates of the value of the average electron velocity in 100 nm GaAs layers range from $0.6 \times 10^{17}$ cm/s for space averaging to $3 \times 10^{13}$ cm/s for time averaging. A simulation for transit time devices gave values $1 \ldots 2 \times 10^{17}$ cm/s.

For large signal simulations, it is easier to monitor the total current rather than the field in the drift region. Since, according to Equation (21), the current reaches 0.5 of its saturation value at the critical field, this should be the maximum current allowed to flow in the diode without serious degradation in the frequency response. FIG. 7 shows simulated results of a back-to-back AlGaAs/GaAs $B_{nn}^+$ tripler to 200 GHz with $N = 2.5 \times 10^{12} \text{cm}^{-2}$, $d_{bar} = 20 \text{nm}$, $d_{drift} = 100 \text{nm}$, $N_{dwell} = 4 \times 10^{12} \text{cm}^{-2}$, and $A = 13 \mu \text{m}$. The assumed series resistance of $5 \Omega$ is largely due to the parasitic series resistance of the back region with $N^+ = 3 \times 10^{18} \text{cm}^3$. Improved doping methods are likely to bring this resistance below 2 $\Omega$. The maximum current is calculated as

$$I_{max}/2 = q N V s A/2 = 50 \text{mA}. \quad (26)$$

This restricts the maximum input and output powers to $P_{in} = 8 \text{mW}$ and $P_{out} = 4.5 \text{mW}$. A still higher doping of the drift region would cause the peak voltage to exceed the breakdown limit. Thus, increasing the doping to $2.5 \times 10^{17} \text{cm}^{-3}$ increases the maximum current to 50 mA and input and output power to about 8 mW and 4.5 mW, respectively.

Despite the higher tripling efficiency of the $B_{nn}^+$ structure, its achievable output power per unit device area is not higher than that of the $B_{in}^+$. The power levels ($\alpha A^2$) could be increased by increasing the area if lower impedance levels ($\alpha l/A$) could be matched. Another approach would be to effectively replace each $B_{nn}^+$ diode by a stack of $B_{nn}^+$ diodes in series as shown in FIG. 8. In order to bring the impedance up again. After epitaxially growing the back contact ($n^+$ GaAs) layer, the layers of $n^+$ GaAs for the drift region and AlGaAs for the barriers are alternatively grown for the stacked diodes with $n$-type doping sheets on the two each drift region (n GaAs) layer.

The $n$-type doping at the interface of the n GaAs layers with adjacent AlGaAs barriers is $1.2 \times 10^{12} \text{cm}^{-2}$, except at the interface of the last n GaAs layer on the stack and AlGaAs barrier between it and the metal contact, which is $2.1 \times 10^{12} \text{cm}^{-2}$. The $n$-type doping of each GaAs layer is $1.12 \times 10^{17} \text{cm}^{-3}$. The thickness, $d_{bar}$, of the GaAs layers is 225 nm, and the thickness, $d_{drift}$, of the barrier layers is 56.2 nm. The device parameters were optimized for maximum power output with a trebling frequency of 200 GHz.

No metal or $n^+$ layers would be necessary inside the stacks for the stacked diodes. A single metal contact for each stack of diodes directly over the last barrier layer grown completes the back-to-back stacked $B_{nn}^+$ diodes. Once the structure of the device is completed, the substrate may be removed by etching. The device approaches the configuration of a stack of single barrier varactors while preserving the planarity with Schottky contacts at the surface barriers. Thus, whereas back-to-back $B_{nn}^+$ triplers are similar in their performance to overgrown Schottky barrier varactor triplers with carefully engineered back contacts and idlers, the stacked $B_{nn}^+$ structure provides higher power capability while maintaining the simplicity of circuit integration.

Although particular embodiments of the invention have been described and illustrated herein, it is recognized that modifications and variations may readily occur to those in the art. Consequently, it is intended that the claims be interpreted to cover such modifications and variations.

**We claim:**

1. A semiconductor diode structure on a substrate useful for harmonic generation of millimeter or submillimeter wave radiation from a fundamental input wave comprising
   a layer of $n^+$ doped semiconductor material on said substrate,
   a layer of n doped semiconductor material forming a drift region on said $n^+$ doped layer,
   a sheet of positive charge formed by surface doping said n doped layer on a surface thereof opposite said $n^+$ doped layer, and
   a barrier layer formed over said sheet of doping by a layer of electrically insulating material
   a surface metal contact being deposited over said barrier layer.

2. A semiconductor diode structure as defined in claim 1 including a second identical semiconductor diode structure on said substrate with a separate surface metal contact deposited over said barrier layer of said second semiconductor diode structure with a gap between both surface metal contacts to form two antiseries back-to-back diodes.

3. A semiconductor diode structure as defined in claim 1 wherein said back contact layer of $n^+$ doped semiconductor is GaAs, said drift region layer of semiconductor material is $n$ doped GaAs, said barrier layer of semiconductor material is AlGaAs, and said sheet doping at an interface of said drift region layer and said barrier layer of semiconductor material is n-type.

4. A semiconductor diode structure as defined in claim 3 including a second identical semiconductor diode structure on said substrate with a separate surface metal contact deposited over said barrier layer of said second semiconductor diode structure with a gap between both said surface contacts to form two antiseries back-to-back diodes.

5. A semiconductor diode structure as defined in claim 3 wherein said drift region layer and said barrier layer with said n-type doping sheet therebetween of said first diode structure are electrically isolated from said drift region layer and said barrier layer with said n-type doping sheet therebetween to form two separate diodes connected back-to-back in antiseries.

6. A semiconductor diode structure as defined in claim 3 wherein each separate diode includes a plurality of drift region layers ad barrier layers alternated in sequence starting with a barrier layer and concluding with a barrier layer, and a n-type doping sheet formed at each interface between a barrier layer and each drift region layer.

* * * * *