Modeling and Experimental Verification of Single Event Upsets

T. N. Fogarty, J. O. Attia, and A. A. Kumar
Prairie View A&M University

and

T. S. Tang and J. S. Lindner
Texas A&I University

PRECEDING PAGE BLANK NOT FILMED
MODELING AND EXPERIMENTAL VERIFICATION
OF SINGLE EVENT UPSETS

T.N. Fogarty, J.O. Attia and A.A. Kumar
Laboratory for Radiation Studies
Prairie View A&M University
and
T.S. Tang and J.S. Linder
Texas A&I University

Abstract
This paper reviews the research performed and the results obtained at the Laboratory for Radiation Studies, Prairie View A&M University and Texas A&I University, on the problem of Single Events Upsets, the various schemes employed to limit them and the effects they have on the reliability and fault-tolerance at the systems level, such as robotic systems.

Introduction
Random access memory (RAM) based on CMOS technology has gained wide acceptance in space applications [1][2]. It is known that CMOS Static RAMS show an upset sensitivity to single energetic heavy ions including gold, krypton and bromine which is called a single event upset (SEU). Immunity from SEU errors caused by protons or heavy ionizing particles is a requirement for reliable spaceborne integrated circuits. Computer simulation is an important mean to predict, analyze and verify the affects of SEUs on SRAMs.

Figure 1a shows the circuit description of a six-transistor SRAM cell which has been used in SEU analyses and computer simulations. When the logic state is set such that node A is biased at Gnd and node B is at V_e, the drain junctions of M1 and M4 are sensitive regions. If an ionizing particle hits the junction of M1, holes will be collected, resulting in a positive voltage spike at node A called the n-hit. Similarly if an ionizing particle hits the junction of M4, electrons will be collected, resulting in a negative voltage spike at node B, called the p-hit. If the voltage spikes are of sufficient amplitude and charge neutrality cannot be established fast enough through the 'ON' transistor, the flip-flop may regenerate and a bit error will occur [2].

Upset rate in CMOS RAMS can be reduced in two ways, either the charge collection capability of the memory can be degraded, or cell design can be altered to require greater critical charge for upset. Diminished coupling between the inverter pair of basic RAM cell decreases the probability of logic upset by slowing the feedback of gate voltage variations. If the gate voltage of the hit inverter remains stable during current impulse, the hit inverter will reestablish its prehit logic state. Maintenance of the hit inverter gate voltage at or near the prehit level is accomplished by maintenance of the voltage at the opposite information node. Thus the upset sensitivity is decreased by increasing the time constant of the feedback paths between the inverters by adding feedback resistors.

Experimental results obtained at the BNL Twin Tandem Van de Graaff Single Event Facility (Figure 1b) are presented for 16K, 64K and 256K Rad Hard Static RAMs (SRAM) [3][4]. Prior total dose radiation (1 MRAD of 2 MeV protons)

*We would like to acknowledge R. Kohler AT&T BL, P.M. Kibule & V. Zajic (BNL) formerly at Hampton University and our graduate students.

**Partially supported by NASA-JSC-NAG-9-659, 9-331
produces imprinting in the Rad Hard SRAM and significantly lowers the SEU LET threshold. In commercial, non-rad hard devices, one would expect a reduction in threshold LET at much lower doses. These results are compared to SPICE models of SRAM with Resistive Feedback to limit Single Event Upsets (SEU). Passive/Active resistance networks, switched capacitor networks for limiting SEU are modeled and compared. The MOS transistor active resistance feedback method of limiting SEU has the advantage that in the absence of Cosmic Ray induced charge, the operation of SRAM is not degraded by high resistance of the active network [6-17].

An extension of this work considers the distribution and dependency of these radiation induced defects to estimate the reliability and fault-tolerance of more complex systems such as A/D converters and CPUs (errors in instruction set and in active logic) [21][22].

**BNL Twin Tandem Van de Graaff SEU Test**

The beam energy and LET are monitored by four silicon surface-barrier detectors calibrated by an Am-241 alpha source, which makes the energy measurement independent of the information from the accelerator control room. The irradiation chamber contains an adjustable iris aperture and a mobile test board. The effective LET can be varied by rotating the board on the vertical axis to change the particle angle of arrival (Figure 1b). The effective LET is given by:

\[
\text{LET}_{\text{eff}} = \frac{\text{LET}}{\cos \theta}
\]

where theta is the angle of incidence of ions. A unique feature of the facility is laser optics for accurate device positioning into the beam. A neon laser is placed in the beam line, so that the beam spot can be simulated on the test board by visible light before the experiment. Evacuation and ventilation procedures are fully automated. Device positioning, beam diagnostic, data collection, and data management are computer controlled by user friendly menu driven software. The system specifications are summarized in Table 1.

**Table 1. Brookhaven SEU Test Facility Specifications**

<table>
<thead>
<tr>
<th>Flux</th>
<th>$10^4$ ions/cm²/sec</th>
</tr>
</thead>
<tbody>
<tr>
<td>Beam Uniformity</td>
<td>90-98% over 3 in.</td>
</tr>
<tr>
<td>Beam Aperture diameter</td>
<td>0.1-1.4 in.</td>
</tr>
<tr>
<td>Test board work area</td>
<td>6 by 9 in.</td>
</tr>
<tr>
<td>Particle angle of Arrival</td>
<td>0°-73°</td>
</tr>
<tr>
<td>Effective LET in Si</td>
<td>1.4-280 MeV cm²/mg</td>
</tr>
<tr>
<td>Cost</td>
<td>$520/h</td>
</tr>
<tr>
<td></td>
<td>$420/h for exempt users</td>
</tr>
</tbody>
</table>

**Radiation Hard Technology**

The devices were fabricated by AT&T-Bell Laboratories CMOS Twin-Tub IV [4] "1.25um" Rad-Hard technology. As the density of SRAM increases from 16K to 64K and 256K, decrease in lateral dimensions results in lower critical charge due to lower gate and junction capacitances. In order to compensate for this increase in SEU susceptibility, the following process modifications were made:

1) Oxide thickness was reduced and doping density was raised to increase specific capacitances.
2) A twin-Tub process on thin epitaxial substrates reduced the charge collection by cutting off the funnel.
3) Feedback polysilicon resistors were used to reduce the SEU rate by
longer decoupling times for the two inverters.

In addition, radiation hardened gate oxide minimized threshold voltage shifts and transconductance degradation, radiation hardened field oxide eliminated parasitic leakage currents, and modified light doped drain (LDD) N-channel transistors minimized hot carrier effects.

A "2um" design rule 16K, and three "1.25um" design rule (a 64K, a 256K and a 32K x 8) were available for our experiments. The feedback resistor values at room temperature were 82, 109, 151, and 240 Kohms for the "2um" SRAM and 520 ND 670 Kohms for "1.25um" SRAMS. Other important processing and design parameters are given in Table 2.

<table>
<thead>
<tr>
<th>Table 2. Processing and design parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td>Channel width/length [um]</td>
</tr>
<tr>
<td>NMOS 5.0/2.0</td>
</tr>
<tr>
<td>PMOS 4.25/2.0</td>
</tr>
<tr>
<td>Drain area [um²]</td>
</tr>
<tr>
<td>NMOS 50.3</td>
</tr>
<tr>
<td>PMOS 25.5</td>
</tr>
<tr>
<td>Gate oxide thickness [Å]</td>
</tr>
<tr>
<td>215</td>
</tr>
<tr>
<td>Epitaxial thickness [um]</td>
</tr>
<tr>
<td>1.7</td>
</tr>
<tr>
<td>Surface doping density [#/cm³]</td>
</tr>
<tr>
<td>N-substrate 4x10¹⁶</td>
</tr>
<tr>
<td>P-well 1.5x10¹⁷</td>
</tr>
<tr>
<td>&quot;2 um&quot;</td>
</tr>
<tr>
<td>&quot;1.25 um&quot;</td>
</tr>
</tbody>
</table>

SEU Test Experimental Set-up

Two heavy ion beams were employed in our experiments, ⁷¹Br and ⁷⁹Au. Most of our measurements were performed at elevated temperatures 80-125°C. An individual temperature controller described in [5] was used for each DUT. The chip was plugged into a home-made DIP socket with some extra pins on each side, and thermally coupled with a power resistor from underneath with high-temperature epoxy or heat-sink grease. The temperatures were measured by a precision ACE-48006 thermistor attached with the same compound from the top. The required power was less than 10W for 20 pin SRAM chips, and the nominal power of the heating element was even smaller than that. In the experiment, temperature was controlled within ±1°C.

The experiment was done using a MOSAID Memory Tester with 256K memory depth. Two testing modes are possible with this memory tester, static and dynamic. In static testing a bit map of errors is available but multiple hits are not recorded. In dynamic testing, the memory is checked for SEU during irradiation. If an error is found, the error counter is incremented by one and the error is corrected. Consequently, the error map is no longer available as it was in static testing. 16K, 64K & 256k CMOS SRAMS with feedback resistors performed satisfactorily in our test fixture down to 3.5 V in both static and dynamic testing. However, preliminary measurements indicated a considerably higher SEU cross section in dynamic testing (Figure 2).

Because of cable capacitance (8 ft of flat cable between the memory tester, vacuum feedthrough, and the DUT), the constant memory reading/loading in dynamic testing resulted in 1 V noise on the power supply line. The lower average power supply voltage decreased the critical charge and increased SEU sensitivity. It is also seen in Fig.2 that dynamic testing performed at 5.0 V
exhibited the same critical LET as static testing at 4.5 V. By adding a fast tantalum capacitor 0.47 μF close to the DUT, the noise was reduced to 0.1V and the SEU cross section decreased. Unfortunately, we did not collect enough data to determine the critical LET. While dynamic testing is closer to device field operation, the measured SEU cross section can be substantially varied depending on the capacitive coupling between power supply and ground. To avoid this variation, all subsequent measurements were performed in the static mode. The power supply voltage was 5.0V and 4.5V for 16K and 64K SRAMs, respectively.

When a single memory cell is upset twice during the static testing, no error is recorded. If the same memory cell is upset one more time, only one error is recorded and so on. Clearly, the observed number of SEU is smaller that the actual number due to the possibility of multiple upsets of the same memory cell. Depending on the parity, the multiple upsets either escape observation entirely or are recorded as a single SEU. The following correction was applied to all experimental data obtained by static testing to account for multiple upsets:

\[ P'_\text{SEU} = P_{\text{SEU}} - P_{\text{SEU}}^2 + P_{\text{SEU}}^3 - \ldots = \frac{P_{\text{SEU}}}{1-P_{\text{SEU}}} \]

where the probabilities \( P'_\text{SEU} \) and \( P_{\text{SEU}} \) are given by the observed and corrected numbers of SEU, respectively, divided by the memory size (16K or 64K). In order to keep both this correction and statistical uncertainties small, it is good practice to make the number of SEU approximately 10% of the memory size by accumulating an appropriate fluence.

**SEU Test Results and Discussion**

No failures of any of the tested 16K SRAM (TA670) were observed at room temperature up to the effective LET = 160 MeV cm²/mg with any value of the feedback resistors in either static or dynamic testing. The same statement applies for testing at temperatures up to 50°C.

Data obtained for four 16K SRAMs with variable feedback resistors at 110°C with Br ions using MOSAID Memory Tester are shown in Figure 3a. Data obtained for 64K SRAMs at the same temperature and with the same ions using the MOSAID Memory Tester are displayed in Figure 3b. The critical LET (defined as LET at which the SEU cross section drops by a factor of 500 compared to its saturated value, i.e. approximately 10⁻⁵ cm² for our 16K SRAMs) increased with the increasing value of the feedback resistance as expected. Since both feedback resistors values and the power supply voltages were different for 16K and 64K SRAMs, we find little sense in comparing results for the two design rules. All feedback resistor values are given at room temperature. They can be calculated at elevated temperatures using a known temperature coefficient for polysilicon resistors. The coefficient was measured for a resistor on the test chip made by the same technology (see Figure 4). The dependence was found to be exponential, where \( k = 0.0899(10) \) eV the activation energy.

The SEU cross sections of the 16K SRAM with 82 Kohm feedback resistors were measured at three different temperatures, 90, 110, 125°C, and with two ion beams, Br and Au. Results obtained with the HP-8180/82 Data Generator/Analyzer and with the MOSAID Memory Tester are shown in Figures 5a and 5b, respectively. A difference was observed in the critical LET for the two ions. The difference is, at least partially, caused by energy loss in the passivation layer which has an equivalent thickness of approximately 1 mg/cm² of Silicon. The LET vs. energy curves for Br and Au ions imported from Ziegler's Tables are plotted in Figure 6. A small energy loss shows 260 MeV "Br ions gradually approaching a maximum, thus the LET remains relatively constant. On the other hand, 310 MeV "Au ions have already passed the maximum and are in the region of steep decay, thus a significant LET reduction is
expected. For example, in our second experiment using the MOSAID Memory Tester, the critical LET measured at 110°C was found to be 63 and 80 MeV cm²/mg for 260 MeV ⁸²Br and 310 ⁷¹Au ions respectively, thus reducing the difference to 10 MeV cm²/mg. Preliminary measurements showed that LET in Ziegler's Tables is underestimated by 8% for Br and by 4% for Au in the energy regions of interest. Such a correction would reduce the critical LET difference to 8 MeV cm²/mg. The most probable explanation of the residual difference is based on charge collection effects, where the ion track of Br in the device sensitive region is longer and more diffuse than that for Au, thus there is less recombination and more charge is collected.

Using the error map, the SEU cross sections measured at high angles of particle arrival were corrected for the chip package shadow (up to 40% and 6% at 0-75° for 16K and 64K, respectively) but they still tapered off. The most drastic effect was observed for the 16K SRAM with 240 Kohm feedback resistors tested at 125°C with Au ions (see Figure 7). A sharp maximum occurred around the effective LET = 143 MeV cm²/mg and the SEU cross section dropped to zero above 180 MeV cm²/mg. The corresponding angle of incidence were 56° and 63°. After penetrating the passivation layer, the effective LET became 121 and 139 MeV cm²/mg at these two angles. The calculation proves that the energy loss itself is insufficient for the explanation of the observed data. At high angles of incidence, the collected charge is probably shared by two or more neighboring nodes and becomes insufficient to upset either one.

After initial SEU testing, one of the 64K SRAMs was exposed to 2 MeV protons. A total dose of 1.3 MRad(Si) was accumulated, 0.65 MRad(Si) without operating bias and 0.65 MRad(Si) in the memory state "all 0". After proton irradiation, the SEU test was repeated in both "all 0" and "all 1" memory states. While SEU cross section in the state "all 1" did not differ from its pre-radiation value, the SEU cross section in the state "all 0" showed a slight increase (see Figure 8). The SRAM was found to prefer the state in which it was irradiated. Ionizing radiation induces bias dependent threshold voltage shifts and mobility degradation which cause a CMOS SRAM cell imbalance. Since the most sensitive strike location, for the present technology, is the OFF P-channel drain which is restored through an N-channel transistor, the cell imbalance is defined as the difference between N-channel threshold voltage shifts. As the 64K, 256K and 32K x 8 SRAMs utilize the same "1.25um" process and the same device geometry one would expect similar SEU response. The 64K and 32K x 8 do in fact show similar response (see Figure 9). However, a greater feedback delay time for the same LET threshold is apparent in the 256K. This can only be attributed to circuit pattern effects [4a].

**Resistive Hardening**

SPICE simulation of SRAM cells with feedback resistors between the inverters [12][13][4a] shows agreement with critical LET threshold considering the decrease in delay as the polysilicon resistor value decreases with temperature increase thus decreasing LET threshold. Cell write delay times are shown in Figures 10 and 11 for the "1.25um" and "2um" processes respectively. The SRAM cells with feedback resistors are shown in Figure 12a. For the "2um" process SRAM disturbed by a 1 mA exponential pulse, the results at room temperature and 87°C are summarized in Table 3.

<table>
<thead>
<tr>
<th>Temp.</th>
<th>Resistance</th>
<th>Max. Wid.to Q.</th>
</tr>
</thead>
<tbody>
<tr>
<td>27°C</td>
<td>82K</td>
<td>0.8nsec</td>
</tr>
<tr>
<td>87°C</td>
<td>46K</td>
<td>0.3nsec</td>
</tr>
</tbody>
</table>

Integrating the current pulse one finds an estimate of the disturbing charge

---

**Table 3. 16K SRAM, 1mA Exponential Pulse**
necessary to reach critical charge and cause an SEU in the SRAM cells at room and elevated temperatures. Clearly less charge is needed to cause an SEU at elevated temperatures.

**Capacitive Hardening**

In the MOSIS "2um" process the specific resistance of the polysilicon resistors is much lower and simulation of the distributed RC feedback shows that the resistor value may be decreased for equivalent LET threshold. However because of area considerations most commercial vendors will use higher specific resistance and shorter polysilicon resistor length negating the need for this correction [14].

Simulation of the insertion of a capacitance between the drain to gate nodes shows equivalent LET threshold and superior speed when compared with the feedback resistor approach. In this approach the capacitance is not in the write path of the cell. The write time is increased for this approach as the inserted capacitance increases the node capacitance. But this increased time is much smaller than the resistive hardening concept (see Figure 12b)[15].

The critical charge is 4.8 pC for a capacitance of 0.1pF for a rectangular current pulse of 3ns width and 1.6mA amplitude. For a 100 Angstrom oxide thickness the area for this capacitance is nearly equal to the area of an NMOS transistor. Speed performance becomes a problem as larger scales of integration are required. We conclude that the increased area for radiation-hardening can be sacrificed for better speed performance.

**Active Hardening**

A CMOS Transmission Gate (TG) exhibits a nonlinear current-voltage characteristic when it conducts; hence called nonlinear active resistor. The TG resistance strongly depends on its terminal voltage: increasing rapidly as the terminal voltage increases. This phenomenon can be utilized to increase SEU immunity of a SRAM cell. A SEU hardened CMOS SRAM cell using TGs as feedback resistors is shown in Figure 12c. In this cell, the inverter pair is decoupled by two TGs whose p-channel and n-channel transistors are respectively gated by the ground and power source. These transistors provide the resistance needed for increasing critical charge of the cell and also introduce additional capacitance to the sensitive nodes and feedback paths of the cell, which can effectively increase SEU immunity of the cell [16].

Operation of the cell can be described briefly as following. When the cell operates normally, the resistance of the two TGs is very low since the voltages across the gate terminals are very small. The cell is essentially an unhardened one. When one of the sensitive nodes is hit by an ionizing particle, electrical charges are collected at the hit node, causing a sudden voltage increase or decrease at the hit node while the voltages at other nodes are relatively unaffected. In response to the voltage increase across the terminals of the TG connected to the hit node, the resistance of the TG becomes very high. The high feedback resistance protects the stored cell data from SEU.

Effectiveness of the new SEU-hardening technique was studied numerically. The current induced by a particle hit was simulated by an exponential pulse. The rise and fall time constants of the exponential pulse were set equal to 0.01ns and 0.25ns respectively.

Simulations showed that the new technique improved the SEU immunity of a SRAM cell effectively. With TGs whose channel length was 12um and width was 1.2um, a CMOS SRAM cell did not upset from a current pulse with amplitude of 10mA and width of 1.4ns, as seen in Figure 13a. An estimate for this TG channel resistance is about 100 Kohm. Prevention of upset from the same current pulse required a passive feedback resistor of 205 Kohm. Figure 13b shows the simulation result. We believed that it was the combination of distributed channel resistance and parasitic capacitance, mainly gate capacitance, making
TGs more effective than lumped resistance in increasing critical charge of the cell. This observation agreed with our findings in [14] where distributed RC feedback was shown to be better than lumped RC and pure resistive feedback.

Switched Capacitor SRAM

It can be shown that if clock frequency is high enough, the combination of switches and capacitor can replace a resistor that is dependent only the clock frequency and capacitor [18][19][20].

The switched capacitor network employed in this work is single-phase grounded switched capacitor shown in Figure 14a. It consists of two switches and a capacitor. For SPICE simulations, the equivalent circuit that can be used for the single phase switched capacitor network is shown in Figure 14b.

The switched capacitor network was implemented using MOS technology. The circuit is shown in Figure 15. PSPICE simulations were performed. Samples of the output are shown in Figures 16, 17 and 18. The time required for the output to occur when the input signal is applies. Table 1 shows the switching times for SRAM with no feedback resistors, switched capacitor SRAM and SRAM with feedback resistors of 40K, 80K, and 150K.

From Table 4, it can be seen that the rise time, fall time, propagation delay and T-shift of the switched SRAM and SRAM without feedback resistance are small compared to those of SRAM with feedback resistors. In addition, switching times of the switched capacitor SRAM are similar to those of SRAM without feedback resistors.

<table>
<thead>
<tr>
<th>Feedback Value</th>
<th>Fall Time * E-9</th>
<th>Rise Time * E-9</th>
<th>Prop. dly * E-9</th>
<th>T-Shift * E-9</th>
</tr>
</thead>
<tbody>
<tr>
<td>SRAM w/out feedback</td>
<td>0.4087</td>
<td>0.380</td>
<td>0.395</td>
<td>0.765</td>
</tr>
<tr>
<td>SC SRAM</td>
<td>0.280</td>
<td>1.029</td>
<td>0.654</td>
<td>0.769</td>
</tr>
<tr>
<td>40K</td>
<td>1.70</td>
<td>1.581</td>
<td>1.64</td>
<td>2.296</td>
</tr>
<tr>
<td>80K</td>
<td>3.15</td>
<td>3.121</td>
<td>3.135</td>
<td>4.019</td>
</tr>
<tr>
<td>150K</td>
<td>5.73</td>
<td>5.503</td>
<td>5.616</td>
<td>6.972</td>
</tr>
</tbody>
</table>

Systems Level Analysis

This section addresses the problem of reliability and fault-tolerance from a systems point of view. Due to space considerations we will only provide a broad description of our approach and model. We view the system in a hierarchical fashion, viz., the system is considered as a collection of functional units, each functional unit made up of several functional subunits, and so on to the primitive elements (Figure 19). The black circles in the figure refer to "irreducible modules" -- subsystems that cannot be further subdivided into smaller systems. The white circles refer to "reducible modules."

At any given level of description, the system is seen to have a set of modules of each type. For instance, a private branch exchange system (PBX) consists of several "sequential" and "parallel" subsystems (see Figure 20). Another example is the Intel 80386 microprocessor consists of nine logical units: bus interface unit, prefetch unit, instruction decode unit, execution unit, control unit, data unit, protection test unit, segmentation unit and paging unit. The execution unit is further divided into ALU and the 32-bit register files. Each of these in turn can be broken down into gates and then to
transistors. Two important aspects of our approach are the inclusion of:

1. "correlational dependence" of failure rates; for instance, the occurrence of one failure may accelerate the occurrence of another; and
2. explicit modeling of failure rates in terms of the geometrical, circuit and material parameters.

Each such unit is then modeled in terms of rate equations that would allow a computation of the MTTF. The reliability at any given level will be calculated by a generalized Markov model. The knowledge of MTTF for each subsystem may then be used in two ways: (i) from the parametric dependence of the MTTF, to choose different material combinations to maximize the MTTF; and (ii) to replicate those subsystems with a lower MTTF, so that the entire system may degrade gracefully. This approach is obviously better than assigning an average MTTF for the whole system.

**Formulation**

The general approach in terms of a non-Markovian model is given elsewhere [21-23]. In the following we discuss a simplified version, the so-called memoryless or Markovian approximation. In this limit, which is the most common limit used in the literature [24-25], the corresponding equations are:

$$\frac{dP_i}{dt} = -\alpha_i P_i + \beta_i P_{i+1} + \gamma_i P_{i-1} - \eta_i P_i,$$

for \(i = 1, 2, \ldots, N-1\), and

$$\frac{dP_0}{dt} = -\alpha_0 P_0 + \gamma_0 P_N,$$  
$$\frac{dP_N}{dt} = -\eta_N P_N,$$  
$$\frac{dP_I}{dt} = \sum_{i=0}^{N-1} \gamma_i P_i,$$

where \(P_i\) is the probability that the subsystem is in the state \(S_i\), \(\alpha_i\) is the transition (failure) rate from state \(S_i\) to state \(S_{i+1}\), \(\beta_i\) is the transition (repair) rate from state \(S_i\) to state \(S_{i+1}\) and \(\gamma_i\) is the transition (failure) rate from state \(S_i\) to the fatal state \(S_f\). \(S_f\) denotes the "fatal failure state."

**Solution**

The above equations may be solved iteratively to yield the reliability \(R(t)\) and the MTTF:

$$R(t) = \sum_{i=0}^{N-1} P_i(t)$$

$$R_t = L'[R(s)] = L'[\sum_{i=0}^{N-1} P_i(s)]$$

$$MTTF = \lim_{s \to 0} s R(s)$$

(s is the LaPlace Transform variable).

**Sample Application**

Let us apply this general solution to the case of a system with triple-modular-redundancy (TMR, see Fig. 21). That is, \(N=3\). In this case, units
A, B and C are identical units, while unit D may be an identical or a different unit. The system will function so long one of the former three units are functioning, but the moment unit D fails, the whole system fails. The failure of D is what is termed fatal or common-cause failure. (An electrical realization of this system is a typical buffer between two large circuits. A, B and C could be simple inverting buffers (INRBs) while D may be a super-inverting buffer (INRBS).) The MTTF for this case is given by,

\[
MTTF = \frac{\alpha_1/\alpha_1 - \beta_2/\alpha_2 + \alpha_0/\alpha_1 + \alpha_0/\alpha_2}{\alpha_0/\alpha_1 - \alpha_0/\alpha_2 - \alpha_0/\beta_1 - \alpha_0/\beta_2}
\]

**Special Cases**

<table>
<thead>
<tr>
<th>Case</th>
<th>MTTF</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>(a_{ij} = a, \beta = 0, \gamma = 0)</td>
<td>(3/\alpha)</td>
<td>Three times the survival rate of a single component (or module), as should be expected</td>
</tr>
<tr>
<td>(\alpha = \gamma)</td>
<td>(7/8\alpha)</td>
<td>Less than the survival rate of a single component, i.e., inclusion of redundancy does not necessarily augment the reliability of the system in the presence of fatal faults</td>
</tr>
<tr>
<td>(\alpha_0,1 = \alpha, \alpha_{1,2} = \alpha, \alpha_{2,3} = \kappa^2\alpha, \gamma_1,\gamma = \alpha, \gamma_1)</td>
<td>(\frac{(2k+1)^3 - 2(k +1)\ell}{2(k+1)(k^2+1)\alpha})</td>
<td>(k=1,) MTTF=(7/8\alpha,) previous result</td>
</tr>
<tr>
<td>(k&gt;1,) the MTTF is much smaller. (k=2,) MTTF=(11/15\alpha)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Failure Rate Models**

<table>
<thead>
<tr>
<th>Failure Phenomenon</th>
<th>Failure Rate</th>
</tr>
</thead>
<tbody>
<tr>
<td>Electromigration</td>
<td>(\alpha = A_1 e^{-E_1/k_B T})</td>
</tr>
<tr>
<td>Time-Dependent Dielectric Breakdown</td>
<td>(\alpha = A_2 e^{E_2/k_B T})</td>
</tr>
<tr>
<td>Thermal Breakdown</td>
<td>(\alpha = \frac{P_f}{(k_BT)^{1/2} A_0 (T_c - T_0)})</td>
</tr>
</tbody>
</table>

Similar rates may be constructed for single-event-upsets, stuck-at-faults, etc.
Summary and Conclusions

1. No SEU of AT&T RAD-HARD SRAM was observed at Room Temperature.

2. Critical LET decreased with increasing temperature and/or decreasing value of feedback resistors.

3. Critical LET was different for Bromine and Gold ions because of Zeigler Curve effects and the heavy ion track structure.

4. Imprint of the memory pattern after 1.3 Mrad, TID of protons was consistent with the threshold voltage shift of NMOS transistors. This decrease in critical LET threshold is expected to be significant for non-RAD-Hard devices at much lower prior total dose radiation.

5. SPICE simulation of SRAM cells with feedback resistors between the inverters shows agreement with critical LET threshold considering the decrease in delay as the polysilicon resistor value decreases with temperature increase thus decreasing LET threshold.

6. In the MOSIS "2um" process the specific resistance of the polysilicon resistors is much lower and simulation of the distributed RC feedback shows that the resistor value may be decreased for equivalent LET threshold. However because of area considerations most commercial vendors will use higher specific resistance and shorter polysilicon resistor length negating the need for this correction.

7. Simulation of the insertion of a capacitance between the drain to gate nodes shows equivalent LET threshold and superior speed when compared with the feedback resistor approach. However this approach is not area conservative.

8. The active resistor(TG) SEU-hardening technique for CMOS SRAMs has been identified. This technique is effective in improving SEU immunity and needs no modifications of the fabrication process. The new technique shows low resistance except when necessary to limit cosmic ray induced charge.

9. The switched capacitor SRAM, implemented using MOS technology, has characteristics similar to those of CMOS SRAM without feedback resistors. The switching times of the switched capacitor SRAM are comparable to those of SRAM without feedback resistors. In addition, it was found that the switching times of the switched capacitor SRAM are superior to those of SRAM with feedback resistors. This work shows that switched capacitor SRAM is a viable alternative to SRAM with feedback resistors for SEU immunity.

10. An attempt to formulate a unified framework to compute the reliability of a system in the presence of fatal faults and redundant elements. In particular it is showed that, the inclusion of redundancy does not necessarily enhance the reliability of the system. Though the discussion has been in the framework of electronic systems, our formulation may also be used to describe distributed and parallel processing systems. In such cases, "failure" may be interpreted as "non-availability" of a processor (perhaps owing to its being accessed during its computation cycle) and MTTF might be an estimate of the length of computational time required for a given computation.
References


Figure 1a. A SRAM cell.

Figure 1b. Brookhaven SEU Test Facility.

Figure 2. Effect of power supply voltage on SEU of 16K SRAM with 82 Kohm feedback resistor (90°C; Br ions). Zero SEU are displayed on the LET axis.

Figure 3a. SEU of 16K SRAMs with variable feedback resistors (110°C, Br ions). Data from MOSAID Memory Tester.

Figure 3b. SEU of 64K SRAMs with variable feedback resistors (110°C, Br ions). Data from MOSAID Memory Tester.
Figure 4. Temperature dependence of a polysilicon resistor.

Figure 5a. SEU of 16K SRAM with 82 Kohm feedback resistors at elevated-temperatures for Br and Au ions. Data from HP Data/Generator/Analyzer.

Figure 5b. SEU of 16K SRAM with 82 Kohm feedback resistors at elevated-temperatures for Br and Au ions. Data from MOSAID Memory Tester.

Figure 6. LET vs energy for $^{79}$Br and $^{197}$Au (from Ziegler's Tables).
Figure 7. Decrease of SEU of 16K SRAMs at high angles of incidence for Au ions.

Figure 8. SEU of 64K SRAM with 520 Kohm feedback resistors before and after proton irradiation (80°C, Br ions).

Figure 9. Comparison of Fundamental SEU Response of 32K x 8 and 256K x 1 SRAMs.
Figure 10. Feedback delay for 32K x 8 ("1.25um" process) cell produced by Cell Feedback Resistance as determined from write time method.

Figure 11. Write time vs. Feedback Resistance for "2um" process.

Figure 12a. SRAM Cell with feedback resistors.

Figure 12b Schematic diagram of a capacitive-hardened SRAM.

Figure 12c. A CMOS SRAM Cell with TGs as feedback resistors.
Figure 13a. Simulation Result of SRAH with TGs as feedback resistors.

Figure 13b. Simulation result of SRAH with passive feedback resistors.

Figure 14a. Single phase grounded switched capacitor.

Figure 14b. Continuous-time domain equivalent circuit with implementation of lossless transmission line.

Figure 15. Switched Capacitor SRAH.
Figure 16. Transient analysis of CMOS SRAM without feedback resistor. \( V(1) \) is input and \( V(3) \) is output.

Figure 17. Transient analysis of switched capacitor SRAM. \( V(3) \) is input and \( V(5) \) is output.

Figure 18. Transient analysis of CMOS SRAM with feedback resistor of 80 Kohms. \( V(3) \) is input and \( V(5) \) output.

Figure 19. Hierarchical View of a system.

Figure 20. A private branch exchange system (PBX).

Figure 21 TMR System.