This microfiche was produced according to ANSI / AIIIM Standards and meets the quality specifications contained therein. A poor blowback image is the result of the characteristics of the original document.
Ku-BAND HIGH EFFICIENCY GaAs
MMIC POWER AMPLIFIERS

H. Q. Tserng,

Texas Instruments Incorporated
Central Research Laboratories
P. O. Box 655936
Dallas, TX 75265

Prepared for

NATIONAL AERONAUTICS AND SPACE ADMINISTRATION

NASA/Lewis Research Center
Contract NAS3-25076

(NASA-CR-182156) Ku-BAND HIGH
EFFICENCY GaAs MMIC POWER
AMPLIFIERS Interim Report (Texas
Instruments), 63 p

N95-13231
Unclass
G3/33 0028243
Ku-BAND HIGH EFFICIENCY GaAs
MMIC POWER AMPLIFIERS

H. Q. Tserng,

Texas Instruments Incorporated
Central Research Laboratories
P. O. Box 655936
Dallas, TX 75265

Prepared for
NATIONAL AERONAUTICS AND SPACE ADMINISTRATION

NASA/lewis Research Center
Contract NAS3-25076
TABLE OF CONTENTS

SECTION                  PAGE
I. SUMMARY               1
II. INTRODUCTION         3
III. DEVICE OPTIMIZATION 4
   A. Single-Gate FET    4
   B. Dual-Gate FETs.   21
IV. AMPLIFIER MODULE DEVELOPMENT 28
   A. Single-Gate FET Amplifiers (MPA, HPA) 28
   B. Dual-Gate FET Amplifiers (VPA).
      1. Amplifier Design. 39
      2. Amplifier Fabrication and Evaluation. 45
   C. D/A Converter      51
V. SUMMARY               56
VI. PLANS                57

LIST OF TABLES

TABLE                        PAGE
1 Modeled Element Values of 1200 μm FETs. 8
2 1200 μm FET Performance         17
3 800 μm x 0.25 μm MESFET          17
4 Performance of 600 μm and 1200 μm FETs with Varying I_{dss}. 23
# LIST OF ILLUSTRATIONS

<table>
<thead>
<tr>
<th>FIGURE</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>SEM photographs of 1200 μm gate width FET with source overlay grounding</td>
</tr>
<tr>
<td>2</td>
<td>FET channel structure</td>
</tr>
<tr>
<td>3</td>
<td>FET equivalent circuit model</td>
</tr>
<tr>
<td>4</td>
<td>(a) $S_{11}$ and $S_{22}$ of Device 167-23</td>
</tr>
<tr>
<td></td>
<td>(b) $S_{21}$ of Device 167-23</td>
</tr>
<tr>
<td></td>
<td>(c) $S_{12}$ of Device 167-23</td>
</tr>
<tr>
<td>5</td>
<td>(a) $S_{11}$ and $S_{22}$ of Device 167-24</td>
</tr>
<tr>
<td></td>
<td>(b) $S_{21}$ of Device 167-24</td>
</tr>
<tr>
<td></td>
<td>(c) $S_{12}$ of Device 167-24</td>
</tr>
<tr>
<td>6</td>
<td>Single-gate channel structure</td>
</tr>
<tr>
<td>7</td>
<td>1200 μm MBE FET tuned for maximum power</td>
</tr>
<tr>
<td>8</td>
<td>1200 μm MBE FET tuned for maximum efficiency</td>
</tr>
<tr>
<td>9</td>
<td>1200 μm MOCVD with AlGaAs FET</td>
</tr>
<tr>
<td>10</td>
<td>Performance of 800 μm x 0.25 μm GaAs MESFET</td>
</tr>
<tr>
<td>11</td>
<td>New mesa and source/drain levels for VPA</td>
</tr>
<tr>
<td>12</td>
<td>0.3 μm dual gates in a 5 μm source-drain spacing</td>
</tr>
<tr>
<td>13</td>
<td>Power saturation curve of a 300 μm dual-gate FET</td>
</tr>
<tr>
<td>14</td>
<td>Circuit topologies of Ku-band MMIC amplifiers</td>
</tr>
<tr>
<td>15</td>
<td>Predicted gain-frequency responses</td>
</tr>
<tr>
<td>16</td>
<td>CALMA plot of HPA and MPA circuits</td>
</tr>
<tr>
<td>17</td>
<td>Photomicrograph of HPA/MPA circuits</td>
</tr>
<tr>
<td>18</td>
<td>Performance of single-stage 600 μm FET amplifier</td>
</tr>
<tr>
<td>19</td>
<td>Performance of single-stage 1200 μm FET amplifier</td>
</tr>
<tr>
<td>20</td>
<td>Performance of two-stage 1200-2400 μm FET amplifier</td>
</tr>
<tr>
<td>21</td>
<td>Performance of three-stage 1200-2400-6000 μm FET amplifier</td>
</tr>
<tr>
<td>22</td>
<td>Power performance of a 600 μm single-stage amplifier</td>
</tr>
<tr>
<td>23</td>
<td>Gain-frequency response of a single-stage 1200 μm FET amplifier</td>
</tr>
<tr>
<td>24</td>
<td>Gain compression at 14 GHz for 1200 μm single-stage amplifier biased and tuned for maximum efficiency</td>
</tr>
</tbody>
</table>
**LIST OF ILLUSTRATIONS**
(Continued)

<table>
<thead>
<tr>
<th>FIGURE</th>
<th>Description</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>25</td>
<td>Gain compression at 14 GHz for 600 μm single-stage amplifier biased and tuned for maximum efficiency</td>
<td>43</td>
</tr>
<tr>
<td>26</td>
<td>Cascode dual-gate FET model</td>
<td>44</td>
</tr>
<tr>
<td>27</td>
<td>Measured and modeled S-parameters of a 0.25 μm x 300 μm dual-gate GaAs FET</td>
<td>46</td>
</tr>
<tr>
<td>28</td>
<td>Modified VPA for 13 to 15 GHz operation</td>
<td>47</td>
</tr>
<tr>
<td>29</td>
<td>Modified four-stage amplifier for Ku-band operation</td>
<td>48</td>
</tr>
<tr>
<td>30</td>
<td>Dual-gate variable power amplifier (VPA)</td>
<td>49</td>
</tr>
<tr>
<td>31</td>
<td>Performance of four-stage variable power amplifier</td>
<td>50</td>
</tr>
<tr>
<td>32</td>
<td>Proposed D/A Converter</td>
<td>52</td>
</tr>
<tr>
<td>33</td>
<td>Four-bit D/A converter circuit diagram</td>
<td>53</td>
</tr>
<tr>
<td>34</td>
<td>Digital-to-analog converter</td>
<td>54</td>
</tr>
<tr>
<td>35</td>
<td>Four-bit digital-to-analog converter output voltage</td>
<td>55</td>
</tr>
</tbody>
</table>
I. **SUMMARY**

This interim report covers the first 12 months of a 30-month contract for the development of Ku-band high efficiency GaAs MMIC power amplifiers. The objective of this program is to develop high efficiency, high power, high gain, wide bandwidth monolithic GaAs amplifiers for future NASA space communications applications. Specifically, three amplifier modules operating over the 13 to 15 GHz frequency range are to be developed. The first MMIC is a 1 W variable power amplifier (VPA) with high efficiency over a wide range of output power levels. On-chip digital gain control is to be provided. The second MMIC is a medium power amplifier (MPA) with an output power goal of 1 W (at saturation) and 40% power-added efficiency. The third MMIC is a high power amplifier (HPA) with 4 W output power goal (at saturation) and 40% power-added efficiency. The gains are to be equal to or greater than 15 dB over the design bandwidth. In addition to the baseline GaAs MESFET amplifiers, amplifiers using advanced heterostructure devices such as AlGaAs/GaAs heterojunction MESFETs and AlGaAs/GaAs heterojunction MISFETs are also to be fabricated and tested.

Discrete single-gate MESFETs were fabricated on MOCVD, MBE, and ion-implanted wafers for Ku-band optimization. An output power of 0.7 W/mm with 40% efficiency, 0.5 W/mm with 39% efficiency, and 0.36 W/mm with 49% efficiency has been obtained on MOCVD, MBE, and ion implanted material. Low value Idss (low pinchoff) devices have demonstrated best efficiencies with little sacrifice in output power.

A mask set containing one-stage, two-stage, and three-stage amplifiers (MPA and HPA) was designed and fabricated. The measured small signal performance of these amplifiers is extremely close to predicted values. A single-stage 600 µm amplifier with an efficiency of 40% and 0.4 W/mm output power was obtained.

A four-stage dual-gate variable power amplifier was modified to operate at Ku-band frequencies. An output power of 500 mW with 20 dB gain was
measured at 17 GHz. A dual gate FET scribed from the amplifier was capable of an output power of 0.42 W/mm with 27% efficiency.

A four-bit digital-to-analog converter was designed and fabricated. Sixteen states with a -3 V to +1 V swing were obtained.
II. INTRODUCTION

This interim report covers the first 12 months of a 30-month contract for the development of Ku-band high efficiency GaAs MMIC power amplifiers. The objective of this program is to develop high efficiency, high power, high gain, wide bandwidth monolithic GaAs amplifiers for future NASA space communications applications. Specifically, three amplifier modules operating over the 13 to 15 GHz frequency range are to be developed. The first MMIC is a 1 W variable power amplifier (VPA) with high efficiency over a wide range of output power levels. On-chip digital gain control is to be provided. The second MMIC is a medium power amplifier (MPA) with an output power goal of 1 W (at saturation) and 40% power-added efficiency. The third MMIC is a high power amplifier (HPA) with 4 W output power goal (at saturation) and 40% power-added efficiency. The gains are to be equal to or greater than 15 dB over the design bandwidth. In addition to the baseline GaAs MESFET amplifiers, amplifiers using advanced heterostructure devices such as AlGaAs/GaAs heterojunction MESFETs and AlGaAs/GaAs heterojunction MISFETs are also to be fabricated and tested.

The optimization of channel structures of single- and dual-gate FETs is discussed in Section III. At 15 GHz a power-added efficiency as high as 56% was demonstrated using FETs with gate lengths of 0.25 µm. A 1200 µm gate width FET has achieved a power density of 0.7 W/mm with 40% efficiency at 15 GHz. The amplifier module development is described in Section IV. A mask set containing various multistage MMIC amplifiers for the MPA and HPA was designed and fabricated. Single-stage amplifiers with power-added efficiencies of up to 40% were demonstrated. Technical achievements during this report period are summarized in Section V. Plans for the remaining contract period are given in Section VI.
III. DEVICE OPTIMIZATION

A. Single-Gate FET

Discrete 1200 µm FETs with the source-overlay structure were chosen for Ku-band FET optimization. These FETs have the source fingers air-bridged over the gates to via grounding pads. Figure 1 is a photograph of a 1200 µm FET. A unit finger width of 60 µm and a source/drain spacing of 3 µm were used. This is the same type of FET used at higher frequencies (20 GHz).

Material and gate channel structure were the two variables chosen for optimization to achieve maximum FET performance at Ku-band. A goal of 0.7 W/mm with 50% efficiency from a discrete FET was set to meet the high power amplifier specifications, and a goal of 0.5 W/mm with 50% efficiency was set to meet the medium power amplifier specifications. Material optimization included investigating MOCVD, MBE, and ion implant material with varying doping densities. Channel structure optimization included varying the wide and narrow recesses of the FET channels.

Initially, we had difficulties fabricating the double recess structure shown in Figure 2. The etch undercut the resist for the wide recess, leaving the recess excessively large. Experiments showed that too large a wide recess degrades rf performance, and these FETs would generate little power (< 0.2 W/mm).

Two devices, one with high power density (167-24) and one with low power density (167-23) were characterized by S-parameter measurements over the frequency range from 1 to 26 GHz. The S-parameters were deembedded using the through-short-delay (TSD) method. The element values of the equivalent circuit shown in Figure 3 were then fitted to the measured data using the SUPER-COMPACT program. Table 1 shows the values obtained for the equivalent circuits of the two devices. In general, the fit was excellent over the frequency range from 1 to 26 GHz.
Figure 1. SEM photographs of 1200 μm gate width FET with source overlay grounding.
Figure 2. FET channel structure.
Figure 3. FET equivalent circuit model.
Table 1. Modeled Element Values cf 1200 \( \mu \text{m} \) FETs

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Device 167-23</th>
<th>Device 167-24</th>
</tr>
</thead>
<tbody>
<tr>
<td>( R_g ) (ohms)</td>
<td>0.67</td>
<td>0.65</td>
</tr>
<tr>
<td>( R_i ) (ohms)</td>
<td>0.91</td>
<td>0.93</td>
</tr>
<tr>
<td>( C_{gs} ) (pF)</td>
<td>1.59</td>
<td>2.03</td>
</tr>
<tr>
<td>( C_{dg} ) (pF)</td>
<td>0.060</td>
<td>0.077</td>
</tr>
<tr>
<td>( C_f ) (pF)</td>
<td>0.020</td>
<td>0.022</td>
</tr>
<tr>
<td>( g_m ) (mS)</td>
<td>98</td>
<td>168</td>
</tr>
<tr>
<td>( T_d ) (ps)</td>
<td>7.3</td>
<td>4.4</td>
</tr>
<tr>
<td>( R_s ) (ohms)</td>
<td>1.00</td>
<td>0.96</td>
</tr>
<tr>
<td>( R_{ds} ) (ohms)</td>
<td>272</td>
<td>136</td>
</tr>
<tr>
<td>( C_{ds} ) (pF)</td>
<td>0.17</td>
<td>0.30</td>
</tr>
<tr>
<td>( R_d ) (ohms)</td>
<td>-3</td>
<td>0.98</td>
</tr>
<tr>
<td>( L_s ) (nH)</td>
<td>0.015</td>
<td>0.012</td>
</tr>
<tr>
<td>( L_q ) (nH)</td>
<td>0.029</td>
<td>0.059</td>
</tr>
<tr>
<td>( L_d ) (nH)</td>
<td>0.036</td>
<td>0.075</td>
</tr>
<tr>
<td>( C_{ge} ) (pF)</td>
<td>0.031</td>
<td>0.031</td>
</tr>
<tr>
<td>( C_{de} ) (pF)</td>
<td>0.033</td>
<td>0.032</td>
</tr>
<tr>
<td>( f_t ) (GHz)</td>
<td>9.8</td>
<td>13.4</td>
</tr>
</tbody>
</table>
Figures 4(a)-(c) and 5(a)-(c) compare the measured and modeled S-parameters of the two FETs. To plot the modeled and measured S-parameters on the same graph, the two sets of S-parameters were constructed as unconnected four-port in the SUPER-COMPACT input file. The port 3 (input) and port 4 (output) are identified as the two-port with the measured S-parameters. These results indicate that the fixture design and the deembedding scheme work well in the measured frequency range. Table 1 shows that the two devices differ in transconductance ($g_m$), delay time ($T_d$), drain-source capacitance ($C_{ds}$), and drain resistance ($R_d$). It should be noted that device 167-23 needs a negative drain resistance of 3 ohms for the $S_{22}$ to fit well at high frequencies. Examination of the stability factors shows that the device with poor large-signal performance (167-23) has a very strong tendency to oscillate (with stability factor less than 1). The poor power performance is attributed to a nonoptimum wide recess with a gradual slope. We know from past experience that the gate recess shape is critical to obtaining good output power. From this modeling effort, we have been able to determine the effects of process variations on equivalent circuit element values. A nonoptimum recess coupled with the particular channel doping level and the active layer thickness under the gate can result in Gunn-type instability, which will degrade the FET power performance.

The e-beam exposure was adjusted so that no undercutting of the resist was visible. Figure 6 is SEM photograph of a properly exposed double-recess channel structure.

Table 2 lists the best performance of 1200 μm FETs fabricated on MBE, MOCVD, and ion implant wafers. The dopings were approximately $2 \times 10^{17}$ cm$^{-3}$, and the gate length was 0.4 μm. The best performance was obtained from an MOCVD wafer with AlGaAs buffer. An output power of 0.8 W/mm with 35% efficiency and 3.8 dB gain was achieved. When this device was tuned for maximum efficiency, it achieved an efficiency of 40% with 5.2 dB gain and 0.72 W/mm power. The MBE and ion implanted wafers had similar efficiencies, but lower output powers. MOCVD wafers with standard GaAs buffers performed poorly. Figures 7 through 9 show saturation responses of the MBE and MOCVD devices.
Figure 4(a). $S_{11}$ and $S_{22}$ of Device 167-23.
Figure 4(b). $S_{21}$ of Device 167-23.
Figure 4(c). $S_{12}$ of Device 167-23.
Figure 5(a). $S_{11}$ and $S_{22}$ of Device 167-24.
Figure 5(b). $S_{21}$ of Device 167-24.
Figure 5(c). $S_{12}$ of Device 167-24.
Figure 6. Single-gate channel structure.
Table 2. 1200 μm FET Performance

<table>
<thead>
<tr>
<th></th>
<th>MBE</th>
<th>MOCVD (AlGaAs)</th>
<th>MOCVD</th>
<th>Implant</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Doping</strong></td>
<td>$2.5 \times 10^{17}$</td>
<td>$2.0 \times 10^{17}$</td>
<td>$2.0 \times 10^{17}$</td>
<td>$2.0 \times 10^{17}$</td>
</tr>
<tr>
<td><strong>Small Signal Gain</strong></td>
<td>7.3 dB</td>
<td>8 dB</td>
<td>8 dB</td>
<td>10.3 dB</td>
</tr>
<tr>
<td><strong>Maximum Power Efficiency</strong></td>
<td>0.6 W/mm 29%</td>
<td>0.8 W/mm 35%</td>
<td>0.37 W/mm 15%</td>
<td>0.42 W/mm 34%</td>
</tr>
<tr>
<td><strong>Gain</strong></td>
<td>3.5 dB</td>
<td>3.8 dB</td>
<td>3.3 dB</td>
<td>6.9 dB</td>
</tr>
<tr>
<td><strong>Power Maximum Efficiency Gain</strong></td>
<td>0.5 W/mm 39%</td>
<td>0.72 W/mm 40%</td>
<td>--</td>
<td>0.36 W/mm 49%</td>
</tr>
</tbody>
</table>

Table 3. 800 μm x 0.25 μm MESFET

<table>
<thead>
<tr>
<th></th>
<th>MBE</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Doping</strong></td>
<td>$3.5 \times 10^{17}$</td>
</tr>
<tr>
<td><strong>Small Signal Gain</strong></td>
<td>7.6 dB</td>
</tr>
<tr>
<td><strong>Maximum Power Efficiency Gain</strong></td>
<td>0.38 W/mm 56%</td>
</tr>
</tbody>
</table>
Figure 7. 1200 µm MBE FET tuned for maximum power.
Tuned for maximum efficiency

$V_{\text{drain}}^{\text{7V}}$, $V_{\text{gate}}^{-0.9V}$

15.0 GHz

$\eta=39\%$

$0.5 \text{ W/mm}$

7.3 dB linear gain

Figure 8. 1200 $\mu$m MBE FET tuned for maximum efficiency.
Figure 9. 1200 μm MOCVD with AlGaAs FET.
On another program a 0.25 μm FET with higher doping was tested at Ku-band. The results are shown in Table 3. An efficiency of 56% was obtained with 0.38 W/mm. The saturation response is plotted in Figure 10.

The $I_{dss}$ varied considerably across an ion implanted wafer. This enabled us to correlate rf performance with $I_{dss}$. The low $I_{dss}$ devices had pinch-off voltages near 2 V, and the high $I_{dss}$ devices had pinch-off voltages near 5 V. Table 4 summarizes the performance of discrete 600 μm and 1200 μm FETs tuned for maximum power and for maximum efficiency. Maximum power-added efficiencies have a direct correlation on $I_{dss}$: the lower the current, the higher the efficiency. The increase in efficiency is at only a small expense of lower output power. An efficiency of 49% with an output power of 0.36 W/mm was obtained from a 1200 μm FET, and an efficiency of 40% with an output power of 0.41 W/mm was obtained from a 600 μm FET at low $I_{dss}$. Efficiencies decreased to 30% at high $I_{dss}$.

MOCVD wafers occasionally had leaky buffers, and the results with AlGaAs buffers were not reproducible. Since etching vias in wafers with thick AlGaAs buffers also presented problems, we discontinued work on MOCVD material. Work is continuing on MBE and ion implant material optimization, particularly at higher dopings.

B. Dual-Gate FETs

The dual-gate FETs used for this program were initially identical to those used on the NASA 20 GHz variable power amplifier program (Contract No. NAS3-22886). These FETs have an integrated second-gate capacitive termination. However, 300 μm gate width devices showed a resonance behavior that caused reduced gain at lower Ku-band frequencies.

The dual gate FETs used for the Ku-band four-stage variable power amplifier were subsequently modified from the NASA 20 GHz variable power amplifier design. The source/drain spacing was reduced from 7.5 μm to 5 μm, and the active area under the gate feed was removed. Figure 11 is a SEM of the dual gate FET with the two changes. Figure 12 is an enlarged view of the gate area. The gates are 0.3 μm long.
Figure 10. Performance of 800 µm x 0.25 µm GaAs MESFET.
Table 4. Performance of 600 µm and 1200 µm FEIs with Varying Idss

<table>
<thead>
<tr>
<th>Idss/Device Size</th>
<th>Small Signal Gain (dB)</th>
<th>Maximum Power (W/mm)</th>
<th>Associated Gain (dB)</th>
<th>Associated Efficiency (%)</th>
<th>Maximum Efficiency (%)</th>
<th>Associated Gain (dB)</th>
<th>Associated Power (W/mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>110 mA/600 µm</td>
<td>10.1</td>
<td>0.43</td>
<td>7.0</td>
<td>33</td>
<td>40</td>
<td>6.8</td>
<td>0.41</td>
</tr>
<tr>
<td>180 mA/600 µm</td>
<td>10.7</td>
<td>0.49</td>
<td>6.5</td>
<td>24</td>
<td>33</td>
<td>6.0</td>
<td>0.43</td>
</tr>
<tr>
<td>190 mA/600 µm</td>
<td>12.0</td>
<td>0.51</td>
<td>7.8</td>
<td>21</td>
<td>28</td>
<td>6.0</td>
<td>0.42</td>
</tr>
<tr>
<td>220 mA/600 µm</td>
<td>11.0</td>
<td>0.62</td>
<td>8.6</td>
<td>24</td>
<td>30</td>
<td>6.0</td>
<td>0.43</td>
</tr>
<tr>
<td>200 mA/1200 µm</td>
<td>10.3</td>
<td>0.42</td>
<td>6.9</td>
<td>34</td>
<td>49</td>
<td>6.3</td>
<td>0.36</td>
</tr>
<tr>
<td>250 mA/1200 µm</td>
<td>10.9</td>
<td>0.37</td>
<td>7.4</td>
<td>39</td>
<td>39</td>
<td>7.4</td>
<td>0.37</td>
</tr>
<tr>
<td>280 mA/1200 µm</td>
<td>9.2</td>
<td>0.35</td>
<td>6.2</td>
<td>29</td>
<td>37</td>
<td>5.6</td>
<td>0.31</td>
</tr>
<tr>
<td>310 mA/1200 µm</td>
<td>10.0</td>
<td>0.44</td>
<td>7.1</td>
<td>25</td>
<td>28</td>
<td>6.4</td>
<td>0.37</td>
</tr>
</tbody>
</table>
Figure 11. New mesa and source/drain levels for VPA.
Figure 12. 0.3 μm dual gates in a 5 μm source-drain spacing.
The $f_T$ of the dual gate FETs improved from 10 GHz to 18 GHz with these modifications. Figure 13 is a power saturation curve of a discrete 300 µm dual gate FET. An output power of 0.42 W/mm with an efficiency of 27% was obtained.
Figure 13. Power saturation curve of a 300 μm dual-gate FET.
IV. AMPLIFIER MODULE DEVELOPMENT

A. Single-Gate FET Amplifiers (MPA, HPA)

The medium-power amplifier (MPA) and the high-power amplifier (HPA) are of a low-pass circuit topology similar to that used in the design of the 2.5 W module (developed under Contract No. NAS3-23781) shifted to the 13 to 15 GHz frequency range. For the 1 W MPA, FETs with gate widths of 0.6 mm, 1.2 mm, and 2.4 mm were cascaded; for the HPA, FETs with 1.2 mm, 2.4 mm, and 6.0 mm gate widths were cascaded. To further aid in the development of the amplifiers, single-stage amplifier circuits were designed around the 0.6 mm and 1.2 mm FETs, and a two-stage 1.2 mm to 2.4 mm FET amplifier was included. The designs were created utilizing a device model based on measurements of FETs of similar size produced in the past, and the circuit topology realized in microstrip on GaAs was modeled using SUPER-COMPACT. Figure 14 shows the circuit topology of the amplifiers, and Figure 15 shows their predicted microwave performance.

The three-stage, two-stage, and single-stage amplifiers for the MPA and HPA have been designed and completed. Figure 16 is a CALMA plot of the mask layout. The circuits are, starting from the upper left corner in the figure and proceeding clockwise, the three-stage MPA (0.6 mm - 1.2 mm - 2.4 mm); the single-stage 1.2 mm circuit; the single-stage 0.6 mm circuit; discrete 2.4 mm, 1.2 mm, and 0.6 mm FETs with both 3.5 μm and 5.0 μm source/drain spacings; the process test bar; the two-stage 1.2 mm - 2.4 mm circuit; and the three-stage HPA (1.2 mm - 2.4 mm - 6.0 mm). The bar size is 370 mils by 370 mils. Nine photomask levels are used for this design (mesa, source/drain, bond pad/inductor, capacitors, nitride etch, air bridge post, air bridge plate, via, and scribe). The gates are exposed by direct-write e-beam lithography. Figure 17 shows a photomicrograph of the HPA/MPA circuits on GaAs.

The first slice of MPAs and HPAs had poor power performance, although small-signal performance was close to that predicted for the one-, two-, and three-stage amplifiers measured (Figures 18 through 21). When the gates were
Figure 14. Circuit topologies of Ku-band MMIC amplifiers.
Figure 15. Predicted gain-frequency responses. (a) Single-stage 1200 μm and (b) single-stage 600 μm.
Figure 15. (c) Two-stage 1200 μm - 2400 μm and (d) three-stage 600 μm - 1200 μm - 2400 μm.
Figure 15(e). Three-stage 1200 μm - 2400 μm - 6000 μm.
Figure 16. CALMA plot of HPA and MPA circuits. Bar size is 370 x 370 mils².
Figure 17. Photomicrograph of HPA/MPA circuits. Bar size is 370 mils x 370 mils.
Figure 18. Performance of single-stage 600 μm FET amplifier.
Figure 19. Performance of single-stage 1200 μm FET amplifier.
Figure 20. Performance of two-stage 1200-2400 µm FET amplifier.
Figure 21. Performance of three-stage 1200-2400-6000 μm FET amplifier.
examined under the microscope, the wide recess was found to be excessive. It had been noted earlier, in device optimization of discrete FETs, that a poor gate recess can severely limit output power.

The second slice showed a marked improvement over the first slice in output power and efficiency. This slice had the proper width for the wide recess. The single-stage 600 μm amplifier had an output power density of 0.4 W/mm and 40% efficiency. The saturation characteristics of this amplifier are shown in Figure 22. An efficiency of 49% with an output power of 0.36 W/mm was obtained from the single-stage 1200 μm amplifier. The small signal performance data for the amplifiers were nearly identical to the data for the first slice (Figure 18 through 21).

Two MBE slices were then processed. The first of these was comparable to the second slice in gain-frequency response (Figure 23) and power performance (Figure 24); the second was low in gain and mismatched at small-signal levels, although power performance was good when the device was retuned (Figure 25).

The latest two slices processed were ion implanted. Initial indications are that they are also comparable to the second slice in performance although they are lower in efficiency. This is possibly due to current levels on the high end of the range of Idss values for that slice.

B. Dual-Gate FET Amplifiers (VPA)

1. Amplifier Design

Dual-gate FET models obtained from a previous NASA contract (NAS3-22886) were used for the initial amplifier design. The modeling effort was continued throughout this report period to aid in device optimization and amplifier design.

Using a 300 μm dual-gate FET on a VPA amplifier with ion-implanted material, an equivalent circuit model was derived from the measured S-parameters using SUPER-COMPACT. Figure 26 shows the equivalent circuit, and

39
**Figure 22.** Power performance of a 600 μm single-stage amplifier.
Figure 23. Gain-frequency response of a single-stage 1200 μm FET amplifier.
Figure 24. Gain compression at 14 GHz for 1200 μm single-stage amplifier biased and tuned for maximum efficiency.

\[ V_{\text{drain}} = 7.0 \, V \]
\[ I_{\text{drain}} = 122 \, mA \]

Linear gain = 8.5 dB

\[ 7.2 \, \text{dB} \]
\[ 0.35 \, \text{W/mm} \]
\[ 40 \% \]
Figure 25. Gain compression at 14 GHz for 600 μm single-stage amplifier biased and tuned for maximum efficiency.
Figure 26. Cascode dual-gate FET model.
Figure 27 shows the measured and modeled S-parameters. Over the frequency range from 1 to 26 GHz, excellent agreement was obtained between the measured and modeled values. In the model in Figure 26 the second gate was terminated by a parallel combination of inductance and capacitance. It was found that the parallel resonant frequency of this termination causes a drastic output impedance change and a drop in available gain and current gain of the device. Simulations of different resonant frequencies (by changing the terminating capacitance value) verified this theory. For Ku-band operation it is only necessary to increase the capacitance values (by decreasing the nitride thickness) to move the resonant frequency below 10 GHz. This modeling capability of dual-gate FETs will allow us to optimize the device structure and perform rapid design iterations of MMIC amplifiers.

2. Amplifier Fabrication and Evaluation

Modifications were made with bond wires to a 20 GHz, four-stage variable power amplifier developed under Contract No. NAS3-22886. Figure 28 shows the gain control characteristics of this amplifier as the second-gate voltages are varied. A gain of 23 dB was obtained with 0 dBm input. When the amplifier was tuned for a higher output power, 450 mW with 26 dB gain was obtained.

The inductor mask level of the four-stage 20 GHz variable power amplifier was modified to shift the operating frequency band down to 13 to 15 GHz. Figure 29 is a CALMA plot of the four-stage amplifier with the modified inductors. The four stages consist of 300 μm, 300 μm, 600 μm, and 1500 μm dual gate FETs.

Figure 30 is a photograph of the Ku-band variable power amplifier. Its dimensions are 254 mils x 83 mils. Due to the resonance of the dual-gate FETs at lower Ku-band frequencies (see the section on discrete dual-gate FETs), the four-stage amplifier had lower gain than expected. To improve amplifier performance, the source/drain spacing of the FET was reduced and the mesa level modified. To date, one wafer has been processed with these modifications. Figure 31 shows the gain plot of the four-stage VPA. The amplifier generated 500 mW of power with 20 dB of gain. However, the
Figure 27. Measured and modeled S-parameters of a 0.25 μm x 300 μm dual-gate GaAs FET.
Figure 28. Modified VPA for 13 to 15 GHz operation (vertical scale: 5 dB/division).
Figure 29. Modified four-stage amplifier for Ku-band operation.
Figure 30. Dual-gate variable power amplifier (VPA).
Figure 31. Performance of four-stage variable power amplifier.
frequency is high at 17 GHz. The interstage matching networks need to be modified.

C. D/A Converter

The D/A converter design shown in Figure 32 was proposed initially. The voltage drop at node 1 is I/8 x R, I/4 x R, I/2 x R, and I x R when Q1, Q2, Q3, and Q4, respectively, are turned ON by a high TTL input. Figure 33 shows the design we used under Contract NAS3-22886. The digital inputs are connected to the gates of transistors Q1 to Q4. The sources of these FETs are as biased at 3 V. Thus, a TTL logical 0 pinches them off, and a logical 1 drives them into a forward-biased maximum current mode. The gate widths of Q1 to Q4 are scaled by a power of two. The current develops a voltage across resistor R1 so the digital-to-analog conversion can be performed.

Both designs are sensitive to the value of resistors R and R1, respectively, and to the saturation current of the FET. The first design has an advantage when a large number of bits are needed, since the switching FETs have the same gate width. Above 4 bits, the gate width of the switching FETs in the second design becomes prohibitive.

Because of its simplicity, we chose the design of Figure 33. The initial parameters are the resistance R1 and the saturation current of Q1 to Q4. In this design we will trim R1 if necessary. An extra mask level will be used. To have a reproducible saturation current, selective ion implant will be used for Q1 to Q7. Gate recess will be used only to fine-adjust the current.

The digital-to-analog converters fabricated are shown in Figure 34. Figure 35 shows the output voltage when the input word counts from 1111 to 0000. The 16 states allow a voltage between -3 V and +1 V to be chosen. (A larger voltage swing can be obtained by increasing the resistor in the circuit.) Several circuits were tested from the two wafers fabricated, with little to no variation. The two wafers were ion-implanted with a peak doping concentration of - 2 x 10^{17} cm^{-3}.
Figure 32. Proposed D/A Converter.
Figure 33. Four-bit D/A converter circuit diagram.
Figure 34. Digital-to-analog converter.
Figure 35. Four-bit digital-to-analog converter output voltage.
V. SUMMARY
Achievements in this program for the first 12-month period are summarized below.

- Single Gate FETs
  - 0.7 W/mm output power with 40% efficiency for MOCVD with AlGaAs buffer.
  - 0.5 W/mm output power with 39% efficiency for MBE.
  - 0.36 W/mm output power with 49% efficiency for implant.

- Dual Gate FETs
  - 0.42 W/mm output power with 27% efficiency for implant.

- D/A converter
  - Fully functional with -3 V to +1 V swing.

- VPA
  - 500 mW output power with 20 dB gain at 17 GHz.

- MPA/HPA
  - Single stage, 600 μm amplifier with 0.4 W/mm output power and 40% efficiency.
  - One-, two-, and three-stage amplifiers with small signal gain and frequency as predicted.
VI. PLANS

Plans for the remaining contract period are summarized below.

• D/A converter
  - Increase resistor value to increase output voltage swing.

• VPA
  - Reduce frequency of amplifier with interstage modifications.
  - Optimize power and efficiency of dual-gate FET.

• MPA/HPA
  - Evaluate higher doped material
  - Determine optimum large signal match of amplifiers for maximum efficiency and power.
DISTRIBUTION LIST FOR INTERIM REPORT

NASA Hqts.
Washington, D. C. 20546
Attn: RC/L. Holcomb
       RC/M. Sokoloski

NASA Ames Research Center
Moffett Field, CA 94035
Attn: Library
       P. Dyal, MS 200-4

NASA Goddard Space Flight Center
Greenbelt, MD 20771
Attn: Library
       J. S. Chitwood, Code 727.2

NASA Lyndon B. Johnson Space Center
Houston, TX 77058
Attn: Library
       EA/M. Engert
       EE3/R. Armstrong
       EE3/D. Arndt

NASA George C. Marshall Space Flight Center
Marshall Space Flight Center, AL 35812
Attn: Library

NASA Langley Research Center
Hampton, VA 23665
Attn: Library

NASA Lewis Research Center
21000 Brookpark Road
Cleveland, Ohio 44135
Attn: Library MS 60-3

NASA Lewis Research Center
Library.
G. J. Chomos
R. T. Gedney
E. J. Haugland
M. D. Jackson
R. M. Knight
S. A. Altenowitz
G. A. Anzis
J. H. Bagwell
J. J. Connelly
J. P. Delaney
A. N. Downey
R. Q. Lee

COPIES

1
1
1
1
1
1
1
1
1
1
1
1
1
NASA Lewis Research Center (con't)

R. F. Leonard
E. F. Miller.
G. E. Poncnak.
J. J. Pouch.
J. R. Ramler.
C. A. Raquet.
R. R. Romanofsky
L. W. Schopen

Research Reports Processing Section MS 60-1

U. S. Air Force Space Division
P.O. Box 92960
Worldway Postal Center
Los Angeles, CA 90009
Attn: Lt. R. Young
Maj. R. Moody

Naval Research Laboratory
Washington, DC 20375
Attn: K. Sleger/code 6811
L. Whicker/code 6850

Jet Propulsion Laboratory
4800 Oak Grove Drive
Pasadena, CA 91103
Attn: C. Elache
D. Rascoe
L. Riley

Office of Naval Research
800 North Quincy Street
Arlington, VA 22217
Attn: M. Yoder/code 427

MIT-Lincoln Labotatory
244 Wood Street
Lexington, MA 02173
Attn: R. Sudbury

ERADCOM
Fort Monmouth, NJ 07703
Attn: DELET-M
V. Gelovitch

AFWAL
Wright-Patterson AFB, OH 45433
Attn: AFWAL/AADM
D. Rees

Advanced Research Project Agency
1400 Wilson Blvd.
Arlington, VA 22209
Attn: S. Roosli
This report covers the first 12 months of a 30-month contract for the development of Ku-band high efficiency GaAs MMIC power amplifiers. Three amplifier modules operating over the 13 to 15 GHz frequency range are to be developed. The first MMIC is a 1 W variable power amplifier (VPA) with 35% efficiency. On-chip digital gain control is to be provided. The second MMIC is a medium power amplifier (MPA) with an output power goal of 1 W and 40% power-added efficiency. The third MMIC is a high power amplifier (HPA) with 4 W output power goal and 40% power-added efficiency.

An output power of 0.36 W/mm with 49% efficiency has been obtained on an ion implanted single gate MESFET at 15 GHz. On a dual-gate MESFET, an output power of 0.42 W/mm with 27% efficiency has been obtained. A mask set has been designed that includes single-stage, two-stage, and three-stage single gate amplifiers. A single-stage 600 μm amplifier has produced 0.4 W/mm output power with 40% efficiency at 14 GHz. A four-stage dual-gate amplifier has generated 500 mW of output power with 20 dB gain at 17 GHz. A four-bit digital-to-analog converter has been designed and fabricated which has an output swing of -3 V to +1 V.