NASA Dryden Flight Research Center

"PSC Implementation and Integration"

Table of Contents

Navigating Around the Workshop:
[Workshop Home] [Session Agenda] [Submit Response / Read Responses]
HELP is Available

CONTENTS:

- PSC Hardware Description (p. 1)
- Vehicle Management System Computer (VMSC) (p. 2)
- VMSC Channels (p. 3)
- Pilot Interface (p. 4)
- PSC Couple Button (p. 5)
- PSC Control Panels (p. 6)
- Navigation Control Indicator (NCI) (p. 7)
- PSC Algorithm Design Flexibility (p. 8)
- PSC Software Descriptions (p. 9)
- Major PSC Modules (p. 10)
- VMSC Logic Partitioning (p. 11)
- PSC Logic in VMSC Channel C (p. 12)
- VMSC Channel C Memory Requirements (p. 13)
- VMSC Channel C Timing: Foreground Operational Flight Program (OFP) (p. 14)
- Background OFP (p. 15)
- NCI Variables (p. 16)
- Implementation of Safety Design Features (p. 17)
- Manual and Automatic Methods for Uncoupling System (p. 18)
- PSC In-Flight Integrity Management (IFIM) (p. 19)
- Trim Command Limiting (p. 20)
- Engine Stall Protection (p. 21)
- VMSC Safety Features (p. 22)
- NCI Data Entry Restrictions (p. 23)
- PSC Flight Test Envelope Limitations (p. 24)
- Software Verification and Validation Process and System Integration Test (p. 25)
- Hardware-In-The-Loop (HILS) Simulation (p. 26)

Author: Steven G. Nobbs
Affiliation: McDonnell Douglas Corporation
Phone: (314)232-2717
Fax: (314)232-4141
Address: MC 1069020, P.O. Box 516, St. Louis, MO 63166
e-mail: m236054%ted.decnet@mdcgwy.mdc.com
PSC Hardware Description

In this section, the PSC hardware will be described. The Hardware Architecture, Vehicle Management System Computer, Pilot Interface, and PSC Mode Selection will be discussed.

The primary computers in the system architecture are the Digital Electronic Engine Controls (DEECs), Electronic Air Inlet Controllers (EAICs), Vehicle Management System Computer (VMSC), Central Computer (CC), and the PASCOT interface unit. The ROLM HAWK computer was used for early testing of the PSC logic and hosted the PCA algorithm. These computers are linked together by data buses which allow information exchange from one to another.
Vehicle Management System Computer (VMSC)

Advanced Computer Architecture
- Motorola 88000 RISC Architecture
- Three Redundant Channels
- Three Processors/Channels
- High Speed FO Bus Provisions for VMS
- 1553 I/O for Avionic and VMS

Flight Quality Design
- F-15 Flight Worthiness
- Replaces DEFCC
- Expands VMS Flight Demo Capability
- Flight Tested in NASA F-15

VMSC Provides
- State-of-the-Art Capabilities
- High Throughput (11-15 MIPS/Processor)
- Large Memory to 4.5 MBYTE/Processor Plus Global Memory
- Integrated Ada and Fortran Environment

VEHICLE MANAGEMENT SYSTEM COMPUTER (VMSC)

The Vehicle Management System Computer (VMSC) has state-of-the-art capabilities which make dual engine optimization possible. The VMSC has three redundant channels with up to three processors per channel. It features high speed inter-channel communication and Motorola 88000 RISC architecture. Each processor has large local memory and is capable of operating at 11 to 15 million instructions per second.
VMSC Channels

Channel A
- DEFCS Pitch Channel A
- DEFCS Roll Yaw Channel A
- MIDS Channels

Channel B
- DEFCS Pitch Channel B
- DEFCS Roll Yaw Channel B
- MIDS Channels

Channel C
- DEFCS Pitch Channel C
- DEFCS Roll Yaw Channel C
- MIDS Channels

VMSC CHANNELS

Channels A and B of the VMSC contain the basic F-15 flight control laws. Each channel contains one 1553/Inter-channel communication (ICC) card, two analog/discrete I/O cards, one power supply (P/S) card, and one CPU. Each CPU contains Pitch and Roll/Yaw flight control laws thus providing dual redundancy.

Channel C is dedicated to the PSC control laws. It contains one 1553/Inter-channel communication (ICC) card, one analog/discrete I/O card, one P/S card, one LOFES card and three CPUs. The first CPU contains the foreground logic which executes at 20 hertz. The second CPU contains the logic for the left engine optimization and the third CPU contains the logic for the right engine optimization. The three CPUs operate concurrently.
Pilot Interface

The crew station in F-15A ship 8 has been configured to allow the pilot to interface with the PSC control laws. The pilot interfaces are the couple button, the paddle switch, the PSC control panels, the HUD, and the NCI.

Author: Steven G. Nobbs
e-mail: m236054%etd.decnet@mdcgwy.mdc.com
PSC Couple Button

Navigating Around the Workshop:

PSC COUPLE BUTTON

The PSC couple button, located on the throttle, is the only means of coupling PSC. The couple button can also be used to uncouple PSC by depressing the button when PSC is coupled. The paddle switch, located on the stick allows the pilot to rapidly uncouple PSC in case of an emergency.
PSC Control Panels

Navigating Around the Workshop:
[Workshop Home] [Session Agenda]

Paper [Index / Prev / Next ] [Submit Response / Read Responses]

HELP is Available

PSC CONTROL PANELS

The PSC control panel and the computer control panel allow the pilot to select various PSC or HIDE modes, select the engine to be optimized, initiate BIT, enter NCI data, power the Hawk computer, and reset VMSC channel C. The upfront panel indicates that a mode has been selected which will send trims to the engine by lighting the TH/ENG light, that PSC is coupled by lighting the CPLD light, and that a system in-flight integrity management error has occurred by lighting the IFIM light.
NAVIGATION CONTROL INDICATOR (NCI)

The NCI can be used by the pilot to modify the PSC control laws in-flight. It is used to select sensor bias corrections, system gains, trim biases, optimization limits, and logic switches. The NCI is also used to select ground maintenance functions and initiate preflight BITs during ground tests.
PSC Algorithm Design Flexibility

Algorithm Flexibility

NCI Entries Allow Inflight Selections

Mode Selections
- Engine Only Optimization
- Explicit Thrust
- Optimization Without CIVV
- Optimization Without RCVV
- Velocity Hold
- Maximum Thrust at Constant FTIT
- Supersonic Rapid Decel Mode
- New/Old Stabilator Trim Drag

System Constants Selections
- Bias on Engine Commands
- One Shot Kalman Filter
- Nominal Efficiency Curves
- Calculated Alpha and Beta in Calculator/Predictor
- Inlet Percent Critical
- Inlet Shock Displacement
- FTIT Limit
- Alpha/Beta Predictor Lead Time
- Excess Stall Margin
- Bleed Air Multiplier
- Stored Tables of Component Deterioration
- Filter Time Constant on Commands
- HAMSTR Inlet Recovery

PSC ALGORITHM DESIGN FLEXIBILITY

The PSC algorithm has been designed to have great flexibility to maximize flight test effectiveness. The NCI and the PSC control panel are used to select various optimization modes and system constants. This allows the control laws to be modified during or between flights without generating a new OFP.
PSC SOFTWARE DESCRIPTION

The PSC software is distributed among the Vehicle Management System Computer, Central Computer, DEECs and EAICs. This section describes the major PSC modules, VMSC logic, VMSC Ch. C memory requirements, VMSC Ch. C timing, NCI variables and where they are located.

Author: Steven G. Nobbs
email: m236054%etd.decnet@mdcgwy.mdc.com
Major PSC Modules

Navigating Around the Workshop:

[Workshop Home] [Session Agenda]

Paper [Index / Prev / Next] [Submit Response / Read Responses]

HELP is Available

MAJOR PSC MODULES

The majority of the PSC modules reside in channel C of the VMSC. These modules are split between the foreground processor and two background processors. The major foreground modules are the supervisory logic, the Kalman Filter, and the stall protection logic. The major background modules are the compact engine model, compact inlet model, optimization logic, and inverse DEEC. VMSC channels A and B, the Central Computer (CC), the DEECs and the EAICs also contain important PSC modules. VMSC channels A and B contain the alpha and beta calculator/predictor logic. The CC contains the BIT/IFIM logic and the DEEC/VMSC and EAIC/VMSC data transfer logic. The DEECs and EAICs contain PSC trim command interface logic.

Author: Steven G. Nobbs
e-mail: m236054%etd.decnet@mdc.gov.mdc.com
VMSC Logic Partitioning

Channels A, B and C

Channels A and B
- One CPU Card Per Channel
- Each Channel Executes the Following Logic:
  - Digital Flight Control Laws
  - HIDE Logic
    • ADECS
    • Inlet Integration
    • Extended Engine Life
  - Alpha/Beta Calculator Predictor
  - MUX I/O (Channel A Only)
  - Inter-Channel Communication Logic

Channel C
- 3 CPU Cards
  - CPU 1 - FG OFP
  - CPU 2 - BG OFP (Left)
  - CPU 3 - BG DFP (Right)

VMSC LOGIC PARTITIONING
The VMSC has three redundant channels with up to three CPUs per channel. Channels A and B each contain one CPU. Each CPU contains digital flight control laws, HIDE logic, Alpha/Beta calculator predictor, MUX I/O, and inter-channel communication logic. The logic in channel A is identical to that in channel B. Channel C contains three CPUs. CPU No. 1 contains the PSC foreground logic which operates at 20 hertz. CPU No. 2 contains the left PSC background logic and CPU No. 3 contains the right PSC background logic. The three CPUs operate concurrently.
PSC Logic in VMSC Channel C

The PSC logic in VMSC channel C executes in a multi-processor/multi-memory environment, unlike the Hawk which executed in a single processor. Each processor contains Read-Only-Memory (ROM) and Random-Access-Memory (RAM). The executable code, constants, initial values and the operating system are stored in ROM. The limited amount of RAM is reserved for variable memory. The CPU reads from both ROM and RAM but it only writes to RAM. The implementation is the same for all three CPUs.
VMSC CHANNEL C MEMORY REQUIREMENTS

The PSC control laws in channel C of the VMSC reside in three separate CPUs. Each CPU has 508 Kb of Read-Only-Memory (ROM) and 256K of Random-Access-Memory (RAM) available. Due to the limited RAM, the executable logic is run from ROM on each CPU. The foreground Operational Flight Program (OFP) uses 436 Kb of ROM and each background OFP uses 479 Kb of ROM. Only a small portion of RAM is utilized. The foreground uses 48 Kb of RAM and each background uses 42 Kb of RAM.
Forefront Execution Rate in the VMSC

- Foreground OFP Executes at a Fixed Rate
  - 20 Hz, 50 Millisecond (mS) Frame

- Critical Module Timing Data:
  - Kalman Filter: 3.4 mS
  - Stall Protection: 1.4 mS

- Foreground Frame Utilization
  - Single Engine: 14 mS Out of 50 mS Frame
  - Dual Engine: 21 mS Out of 50 mS Frame

VMSC CHANNEL C TIMING

The PSC foreground Operations Flight Program (OFP) operates at a fixed rate of 20 Hz. Timing analyses have been conducted to ensure that the PSC logic will complete in the 20 Hz frame. The background logic runs at a variable rate which depends on flight conditions. Background timing is important because it corresponds to the time between PSC trim applications.

The PSC foreground OFP contains the supervisory logic which executes at 20 Hz. If a failure is detected in the supervisory logic, the system must be uncoupled quickly. Timing data has been taken which shows that during single engine operation 14 ms out of the 50 ms frame is used. During dual engine operation, 21 ms out of the 50 ms frame is used. Two key foreground modules, the Kalman Filter and stall protection use 3.4 ms and 1.4 ms, respectively.
Background OFP

Background Execution Rate in the VMSC

- Background Runs at Variable Rate
- Critical Module Timing Data (Per Call Basis)
  - Compact Engine Model: 32 ms (Milliseconds)
  - Compact Inlet Model:
    - Subsonically: 16 ms
    - Supersonically: 160 ms
  - Linear Programming Logic: 10 - 20 ms (Constraint Dependent)
- Background Execution Rate is Dependant on Flight Condition
  - Subsonically: 0.2 - 0.3 Seconds (6 Optimization Loops)
  - Supersonically: 0.45 - 0.65 Seconds (3 Optimization Loops)

BACKGROUND OPERATIONAL FLIGHT PROGRAM (OFP)

The PSC background OFP runs at a variable rate. The execution rate is dependent on flight condition. At subsonic conditions, the background completes in 0.2-0.3 seconds, while at supersonic conditions, the background completes 0.45-0.65 seconds. The timing data show that the compact engine model and linear programming logic take 32 ms and 10-20 ms, respectively. The compact inlet model timing depends on flight condition. Subsonically it takes 16 ms while supersonically it takes 160 ms. The supersonic portion of the compact inlet model is the main reason for the large execution times required at supersonic conditions.
NCI Variables

Navigating Around the Workshop:

[Workshop Home] [Session Agenda]

Paper [Index / Prev / Next] [Submit Response / Read Responses]

HELP is Available

NAVIGATION CONTROL INDICATOR (NCI) VARIABLES

The aircraft Navigation Control Indicator (NCI) is used by the pilot to modify the PSC control laws in-flight. The longitude, latitude, and altitude entries are decoded by the PSC control laws when the DATA SELECT switch is in the DEST position. The NCI is used to select switches or table pointers in the PSC control laws. This greatly enhances the experimental capabilities of PSC. There are five entries available in the latitude and altitude windows and six in the longitude window. Beyond this, the pilot can choose 2 separate definitions for each entry by setting the DEST DATA switch to an odd number for one definition or an even number for the other definition. This results in 32 available entries to modify the control laws in-flight. This chart shows the 16 entries available when an even DEST DATA position is selected.
Implementation of Safety Design Features

Couple/Uncouple Logic

- Designed to Prevent Uncommanded, Unsafe, or Invalid Trim Application
- Coupling Is Initiated Only by the Pilot
- All Coupling Criteria Must Be Satisfied Before the Trims Are Applied to the DEEC/EAIC
- The Aircraft Resumes Normal F-15 Operation If Any Coupling Criteria Becomes Unsatisfied
- Pilot May Uncouple at Any Time
- Several Uncouple Methods Available to Pilot

IMPLEMENTATION OF SAFETY DESIGN FEATURES

Several system safety design features have been implemented for PSC. These include the couple/uncouple logic, extensive In-Flight Integrity Management (IFIM), trim command limiting, engine stall protection, VMSC safety features, NCI data entry restrictions, and a limited flight test envelope.

The PSC couple/uncouple logic is designed to prevent uncommanded, unsafe, or invalid trim application. Coupling of the system can be initiated only by the pilot. An extensive set of coupling criteria must be satisfied before the system couples and if the criteria becomes unsatisfied while coupled, the system automatically uncouples. In this case, the aircraft reverts to normal F-15 operation. The pilot has the authority to uncouple at any time.
Manual and Automatic Methods for Uncoupling System

There are several manual and automatic methods for uncoupling the system. The manual methods available to the pilot are to depress the paddle switch disengage, depress the couple/uncouple button, turn the power switch off, turn the selected mode off, select an incompatible mode, and set the landing gear handle down. Automatic uncoupling occurs when there is an IFIM failure.

Author: Steven G. Nobbs
e-mail: m236054%etd.decnet@mdcgwy.mdc.com
PSC In-Flight Integrity Management (IFIM)

The PSC In-Flight Integrity Management (IFIM) logic is designed to automatically uncouple the PSC system and notify the pilot via the IFIM light in the event of certain hardware or software failures. An IFIM failure is declared when a computer fails a self check, the multiplex bus fails a check, a computer loses power, validity bits are not transmitted or received from the INS or ADC, CAS disengages, Checksum fails, PSC logic gives erroneous results, the DEECs receive invalid trim commands, or wrap words fail to increment.

PSC UNCOPPEL/IFIM REASONS

<table>
<thead>
<tr>
<th>Reason</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>CC Self Test Fail</td>
<td>VMSC Mechanical/Autothrottle PLA Mismatch</td>
</tr>
<tr>
<td>VMSC Self Test Fail</td>
<td>Stall on Selected Engine(s)</td>
</tr>
<tr>
<td>DEEC Self Test Fail</td>
<td>Reversion to BUC on Selected Engine(s)</td>
</tr>
<tr>
<td>EAIC Self Test Fail</td>
<td>Augmentor Failure on Selected Engine(s)</td>
</tr>
<tr>
<td>1553 MUX Check Fail</td>
<td>UART Did Not Receive Valid Data in Time</td>
</tr>
<tr>
<td>H009 MUX Check Fail</td>
<td>EPR Trim Out of Range</td>
</tr>
<tr>
<td>Loss of CC Power</td>
<td>Airflow Trim Out of Range</td>
</tr>
<tr>
<td>Loss of PASCOT Power</td>
<td>CIVV Trim Out of Range</td>
</tr>
<tr>
<td>Loss of VMSC Power</td>
<td>RCVV Trim Out of Range</td>
</tr>
<tr>
<td>INS Validity Failure</td>
<td>A/B Fuel/Air Trim Out of Range</td>
</tr>
<tr>
<td>INS Attitude Validity Failure</td>
<td>NIC2 Trim Out of Range</td>
</tr>
<tr>
<td>Mach Number Validity Failure</td>
<td>A/T Trim Out of Range</td>
</tr>
<tr>
<td>Pressure Ratio Validity Failure</td>
<td>Autothrottle Trim Out of Range</td>
</tr>
<tr>
<td>ADC True Airspeed Validity Failure</td>
<td>CC/VMSC Wrap Failure, Declared by CC</td>
</tr>
<tr>
<td>CAS Disengagement (Any Axis)</td>
<td>CC/VMSC Wrap Failure, Declared by VMSC</td>
</tr>
<tr>
<td>VMSC NVM Checksum Failure (Any Channel)</td>
<td>DEEC/VMSC Wrap Failure, Declared by Selected DEEC(s)</td>
</tr>
<tr>
<td>VMSC OFP Checksum Failure (Any Channel)</td>
<td></td>
</tr>
<tr>
<td>VMSC Channel C Background CPU Failure</td>
<td></td>
</tr>
<tr>
<td>VMSC Input Data Out of Range</td>
<td></td>
</tr>
<tr>
<td>VMSC Arithmetic Error Fault</td>
<td></td>
</tr>
<tr>
<td>PSC Optimization Unbounded</td>
<td></td>
</tr>
</tbody>
</table>

Author: Steven G. Nobbs
E-mail: m236054%etd.decnet@mdcgwy.mdc.com
Trim Command Limiting

• DEEC Limits Trim Commands to Protect Engine Stability and Dynamic Response
  - Range Checking
  - Rate Limiting
  - Commands overridden to maintain safe operation
  - Commands cancelled if a failure is detected

• EAIC Commands are Limited to Maintain Stable Flow to the Engine
  - MUX scaling limits the magnitude of Trim Commands (±5 deg)
  - Commands cancelled if a failure is detected
Engine Stall Protection

The PSC software contains stall protection logic which limits the amount of EPR uptrim during aircraft maneuvers to maintain an adequate fan stall margin. The stall protection logic runs in the foreground CPU at 20 Hz.

- PSC sends commands to the DEEC which could potentially stall the engine
- Engine Stall Protection Logic included in the DEEC to decrease this risk
- The DEEC Limits only maintain adequate stall margin for straight and level flight
- The PSC Stall Protection Logic operates at 20 Hz and limits the amount of EPR uptrim to maintain adequate stall margin during all aircraft maneuvers

Author: Steven G. Nobbs
e-mail: m236054%eit.decomnet@mdcgwy.mdc.com
VMSC SAFETY FEATURES

Re-hosting the PSC control laws in the VMSC required the addition of several safety features to the system. Wrap checks with the CC and both DEECs were added. Since the PSC operates in three CPUs, wrap checks between the foreground and background CPUs were added. In addition, logic was added to perform checksums, timing checks, and power-up tests.

¥ CC to VMSC Channel C Foreground Wrap Failure Check
¥ DEEC to VMSC Channel C Foreground Wrap Failure Checks (Left and Right Engines)
¥ VMSC Channel C Background CPU Failure Checks
¥ OFP Checksum Failure Checks
¥ NVM Checksum Failure Checks
¥ Watch Dog Timers
¥ Power Up Tests
Data Entry Restrictions

- NCI Panel Can Be Used to Input Code Words to Reconfigure PSC Control Laws

- The Code Word Is Used by the VMSC Only When
  - "Enter Data" Button on the PSC Control Panel Is Depressed and
  - The PSC System Is Uncoupled

**Transients Avoided by Preventing Data Entries While Coupled**

Author: Steven G. Nobbs
e-mail: m236054%etd.decnet@mdcgwy.mdc.com
PSC FLIGHT TEST ENVELOPE LIMITATIONS

The PSC flight test envelope has been limited based on a simulation study performed on a clean F-15A with CAS on. The study assumed an engine stall on one engine with no recovery and no pilot action to counter the large yaw moment. Region 1 is a "do not fly" region. Region 2 is a "no commanded SEC transfer" region. Also shown are 0.8 g and 1.0 g lateral acceleration lines which are pilot discomfort boundaries.
SOFTWARE VERIFICATION & VALIDATION PROCESS AND SYSTEM INTEGRATION TEST

The Software Verification and Validation Process consists of laboratory system integration tests, hardware-in-the-loop simulation and aircraft ground tests.

The System Integration Test is performed in the McDonnell Douglas Software Test Facility and Flight Control Laboratory. The purposes of the test are to validate the communication interfaces between the various flight computers, verify the system safety features, and verify proper operation of the PSC control laws.

Actual flight hardware and software are used for the CC, PASCOT, and VMSC in the System Integration Test. Software models of the engines, inlets, and nozzles reside in the Harris host computer. The DEECs and EAICs have been modeled since these units will not be available.
The Harris also contains the simulation software for cockpit displays (e.g., HUD) and an F-15 aircraft with six degree of freedom dynamics.
HARDWARE-IN-THE-LOOP SIMULATION (HILS)

The Hardware-in-the-Loop Simulation is conducted at the McDonnell Douglas manned simulation facility. The purposes of the test are to verify proper operation of the PSC control laws under realistic variations in altitude, Mach number and power setting throughout the flight envelope, verify that the flight control system has not been adversely affected by the additional PSC logic, verify PSC system safety features, and familiarize the pilot with the PSC control functions.

Actual flight hardware and software are used for the CC, PASCOT, and VMSC in the Hardware-in-the-Loop Simulation. The crew station is a replication of the F-15 cockpit with all the normal switches, gauges and controls. A high fidelity six degree of freedom F-15 aircraft simulation and models of the Air Data Computer, Inertial Navigation System,
mechanical Flight Control System, and flight control actuators are installed in the SEL host computer. The engine/DEEC and inlet/EAIC models also reside in the SEL computer.

Author: Steven G. Nobbs
E-mail: m236054%etd.decnet@mdcgwy.mdc.com