NTRS - NASA Technical Reports Server

Back to Results
Novel Highly Parallel and Systolic Architectures Using Quantum Dot-Based HardwareVLSI technology has made possible the integration of massive number of components (processors, memory, etc.) into a single chip. In VLSI design, memory and processing power are relatively cheap and the main emphasis of the design is on reducing the overall interconnection complexity since data routing costs dominate the power, time, and area required to implement a computation. Communication is costly because wires occupy the most space on a circuit and it can also degrade clock time. In fact, much of the complexity (and hence the cost) of VLSI design results from minimization of data routing. The main difficulty in VLSI routing is due to the fact that crossing of the lines carrying data, instruction, control, etc. is not possible in a plane. Thus, in order to meet this constraint, the VLSI design aims at keeping the architecture highly regular with local and short interconnection. As a result, while the high level of integration has opened the way for massively parallel computation, practical and full exploitation of such a capability in many applications of interest has been hindered by the constraints on interconnection pattern. More precisely. the use of only localized communication significantly simplifies the design of interconnection architecture but at the expense of somewhat restricted class of applications. For example, there are currently commercially available products integrating; hundreds of simple processor elements within a single chip. However, the lack of adequate interconnection pattern among these processing elements make them inefficient for exploiting a large degree of parallelism in many applications.
Document ID
Document Type
Fijany, Amir
(Jet Propulsion Lab., California Inst. of Tech. Pasadena, CA United States)
Toomarian, Benny N.
(Jet Propulsion Lab., California Inst. of Tech. Pasadena, CA United States)
Spotnitz, Matthew
(Jet Propulsion Lab., California Inst. of Tech. Pasadena, CA United States)
Date Acquired
September 7, 2013
Publication Date
January 1, 1997
Subject Category
Computer Operations And Hardware
Distribution Limits
Work of the US Gov. Public Use Permitted.

Available Downloads

NameType 20000053499.pdf STI
No Preview Available