Novel Low Loss Wide-Band Multi-Port Integrated Circuit Technology for RF/Microwave Applications

Raine N. Simons
QSS Group, Inc., Cleveland, Ohio

Kavita Goverdhanam
Bell Laboratories, Murray Hill, New Jersey

Linda P.B. Katehi
University of Michigan, Ann Arbor, Michigan

June 2001
Since its founding, NASA has been dedicated to the advancement of aeronautics and space science. The NASA Scientific and Technical Information (STI) Program Office plays a key part in helping NASA maintain this important role.

The NASA STI Program Office is operated by Langley Research Center, the Lead Center for NASA's scientific and technical information. The NASA STI Program Office provides access to the NASA STI Database, the largest collection of aeronautical and space science STI in the world. The Program Office is also NASA's institutional mechanism for disseminating the results of its research and development activities. These results are published by NASA in the NASA STI Report Series, which includes the following report types:

- **TECHNICAL PUBLICATION.** Reports of completed research or a major significant phase of research that present the results of NASA programs and include extensive data or theoretical analysis. Includes compilations of significant scientific and technical data and information deemed to be of continuing reference value. NASA's counterpart of peer-reviewed formal professional papers but has less stringent limitations on manuscript length and extent of graphic presentations.

- **TECHNICAL MEMORANDUM.** Scientific and technical findings that are preliminary or of specialized interest, e.g., quick release reports, working papers, and bibliographies that contain minimal annotation. Does not contain extensive analysis.

- **CONTRACTOR REPORT.** Scientific and technical findings by NASA-sponsored contractors and grantees.

- **CONFERENCE PUBLICATION.** Collected papers from scientific and technical conferences, symposia, seminars, or other meetings sponsored or cosponsored by NASA.

- **SPECIAL PUBLICATION.** Scientific, technical, or historical information from NASA programs, projects, and missions, often concerned with subjects having substantial public interest.

- **TECHNICAL TRANSLATION.** English-language translations of foreign scientific and technical material pertinent to NASA's mission.

Specialized services that complement the STI Program Office's diverse offerings include creating custom thesauri, building customized data bases, organizing and publishing research results . . . even providing videos.

For more information about the NASA STI Program Office, see the following:


- E-mail your question via the Internet to help@sti.nasa.gov

- Fax your question to the NASA Access Help Desk at 301-621-0134

- Telephone the NASA Access Help Desk at 301-621-0390

- Write to:
  NASA Access Help Desk
  NASA Center for AeroSpace Information
  7121 Standard Drive
  Hanover, MD 21076
Novel Low Loss Wide-Band Multi-Port Integrated Circuit Technology for RF/Microwave Applications

Rainee N. Simons
QSS Group, Inc., Cleveland, Ohio

Kavita Goverdhanam
Bell Laboratories, Murray Hill, New Jersey

Linda P.B. Katehi
University of Michigan, Ann Arbor, Michigan

Prepared for the
2001 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems
cosponsored by the IEEE MTT-S, ARO, NASA GRC, and NSF
Ann Arbor, Michigan, September 12–14, 2001

Prepared under Contract NAS3-00145

National Aeronautics and Space Administration
Glenn Research Center

June 2001
Acknowledgments

The authors are grateful to ONR (N00014-95-1-0546) for their support.

This report contains preliminary findings, subject to revision as analysis proceeds.

Trade names or manufacturers' names are used in this report for identification only. This usage does not constitute an official endorsement, either expressed or implied, by the National Aeronautics and Space Administration.

Available from

NASA Center for Aerospace Information
7121 Standard Drive
Hanover, MD 21076

National Technical Information Service
5285 Port Royal Road
Springfield, VA 22100

Available electronically at http://gltrs.grc.nasa.gov/GLTRS
NOVEL LOW LOSS WIDE-BAND MULTI-PORT INTEGRATED CIRCUIT TECHNOLOGY FOR RF/MICROWAVE APPLICATIONS

Rainee N. Simons,1 Kavita Goverdhanam,2 and Linda P.B. Katehi3

Abstract — In this paper, novel low loss, wide-band coplanar stripline technology for RF/microwave integrated circuits is demonstrated on high resistivity silicon wafer. In particular, the fabrication process for the deposition of spin-on-glass (SOG) as a dielectric layer, the etching of microvias for the vertical interconnects, the design methodology for the multiport circuits and their measured/simulated characteristics are graphically illustrated. The study shows that circuits with very low loss, large bandwidth and compact size are feasible using this technology. This multilayer planar technology has potential to significantly enhance RF/microwave IC performance when combined with semiconductor devices and microelectromechanical systems (MEMS).

I. INTRODUCTION

Recently, silicon/silicon germanium (Si/SiGe) based technology has emerged as a viable approach for integrating analog, RF and digital functions on a single integrated circuit (IC) needed for advanced wireless communications systems [1]. The Si/SiGe technology also has the advantage of low cost since the devices and circuits are fabricated using established silicon CMOS processes. The above ICs are now being introduced in products with more functions in a small volume, involving greater circuit/function integration. To accomplish this goal, multiport three-dimensional interconnects are needed.

In this paper, we present several new design concepts for low loss, wide bandwidth multiport integrated circuits on a high resistivity (HR) silicon wafer. The multiport circuits are made of small sections of coplanar stripline (CPS) or a junction formed by the intersection of several CPS interconnects printed at two levels separated by a thin layer of spin-on-glass (SOG) and connected by metallized vias. The CPS has the advantage of eliminating backside processing due to its uniplanar nature and allows simplified vertical integration by the use of metallized vias. In addition, CPS allows easy integration of other transmission media, such as, slotline, finite width coplanar waveguide (FW-CPW) and micro-CPS [2] for greater design flexibility. The SOG has the advantage of low dielectric constant [3] and hence low parasitic coupling capacitance. In addition, the SOG planarizes the circuit, facilitating vertical integration [4]. The HR silicon wafer ($\rho > 3000 \Omega \text{cm}$) has the advantage of lowering signal attenuation in addition to improving isolation between adjacent circuits. In the following sections, first, the fabrication process is briefly explained. Next, design considerations, measured insertion loss, return loss and isolation are presented for: (a) a two-port CPS overpass with vertical interconnect, (b) a three-port CPS T-junction with vertical interconnect and (c) a four-port CPS crossover. The results are discussed extensively. The numerical simulations are carried out using the CST Microwave Studio™. In the simulations, the CPS conductors are assumed to be perfectly conducting. In addition, the silicon substrate as well as the SOG layer are considered as perfect dielectrics.

II. INTERCONNECT FABRICATION

The first step is the fabrication of the buried strip conductors using titanium/gold on the HR silicon wafer. These conductors are fabricated using a lift-off process. The thickness of the metal is about 0.8 $\mu$m. Next, a thin insulating spacer layer to support the elevated strip conductors is built-up to the required thickness by multiple spin-coats. Accuglass® 512 SOG of thickness $h$, about 2.0 $\mu$m is used as the dielectric spacer layer. Third, the vias for the vertical interconnect is patterned using photoresist and dry etched in a fluorocarbon-based plasma. As a last step, the elevated strip conductors are fabricated using titanium/gold by a second lift-off process. This step also metallizes the via holes to ensure electrical continuity between the buried and elevated strip conductors. The thickness of the elevated strip conductor is about 2.0 $\mu$m. The cross-section of the CPS is shown in Fig. 1.

![Figure 1.—Coplanar stripline (CPS) on a HR-silicon wafer with a SOG layer on top, $h = 400 \mu$m, $\epsilon_r = 11.7$, $h_1 = 2 \mu$m, $\epsilon_{r1} = 3.1$.](image)

1NASA Glenn Research Center, QSS, Inc., Cleveland, Ohio 44135
2Bell Laboratories, Lucent Technologies, Murray Hill, New Jersey 07974.
3University of Michigan, Radiation Laboratory, EECS Department, Ann Arbor, Michigan 48109-2122.

NASA/CR—2001-209679

*Registered Trademark of CST of America, Inc., Wellesley, MA.
III. DESIGN, RESULTS AND DISCUSSIONS

The design considerations for the via hole and probe pads for each of the aforementioned interconnects are as follows: each via is symmetrically located on the strip conductor and has a diameter \(d\) which is a function of the strip width \(W\). A via pair is designed as a small section of a vertical balanced transmission line with characteristic impedance \(Z_{\text{vias}} = 50 \Omega\). The \(Z_{\text{vias}}\) is related to the diameter \(d\), separation between vias \(S_{ij}\) and the dielectric constant of the medium surrounding the via \(\varepsilon_r\) through the expression:

\[
Z_{\text{vias}} = \frac{60}{\sqrt{\varepsilon_r}} \cosh^{-1}(N)
\]

where \(N = 0.5[2S_{jd}^2 - 2]\).

The probe pads are about \(100 \times 100 \, \mu\text{m}\) in size for compatibility with the signal-ground RF probes for on-wafer characterization. In all of the measurements the parasitics associated with the probe pads and the \(700 \, \mu\text{m}\) long lines between the pads and the circuits are de-embedded using on-wafer CPS Thru-Reflect-Line (TRL) calibration standards. The coplanar stripline circuits investigated here are uniplanar in construction and hence do not have a ground plane on the opposite side of the wafer. Therefore, the wafer is supported on a Styrofoam™ block, instead of the regular metal vacuum chuck, in the RF probe station while measuring the S-parameters.

A. Two-port CPS overpass with vertical interconnect:

This circuit is shown in Fig. 2. The characteristic impedance \(Z_{\text{CPS}}\) is \(50 \Omega\). The length of the overpass is \((2W+S)\) to ensure a clear passage below for a \(50 \Omega\) line. The measured (de-embedded) and simulated insertion loss \(S_{21}\) and return loss \(S_{11}\) are shown in Fig. 3. The \(S_{21}\) and \(S_{11}\) are better than \(-0.5\) and \(-22.0\) dB, respectively. The \(S_{21}\) includes losses due to the \(216 \, \mu\text{m}\) long CPS overpass and the vias at either ends. The loss in the \(216 \, \mu\text{m}\) line is \(0.08 \, \text{dB}\) at the center frequency of 10.0 GHz [4]. Hence the loss per via pair is about \(0.21 \, \text{dB}\). The numerical simulations of this circuit show that the insertion loss is negligibly small and the return loss is better than \(-35 \, \text{dB}\) across the 3 to 18 GHz frequency range.

B. Three-port CPS T-junction with vertical interconnect:

A schematic and a microphotograph of the circuit are shown in Figs. 4(a) and 4(b), respectively. From the microphotograph it is seen that the width of the elevated strip conductor is reduced by symmetrically notching out a rectangular portion of the strip at the location of the overlap with the buried strip conductor. The notch compensates for the parasitic parallel plate capacitance at the overlap region. The characteristic impedance \(Z_{\text{CPS}}\) of each arm is \(50 \Omega\). No attempt was made to match the junction in the initial investigation. Contrary to a conventional slotline T-junction, the new circuit can provide equal phase at both output ports.

The measured (de-embedded) and simulated insertion loss \((S_{21}\) and \(S_{31}\)) at the two output ports and the input return loss \((S_{11})\) are shown in Fig. 5. It is observed that the power output from ports 2 and 3 are unequal but it is within \(-3.0 \pm 0.5 \, \text{dB}\) over the frequency range of 8.5 to 9.5 GHz. The phase of \(S_{21} \) and \(S_{31}\) differ by \(20^\circ\) at the center frequency \(f_0 = 9.0 \, \text{GHz}\). The above insertion loss includes the losses associated with the right angle bend integrated at the output ports of the circuit to facilitate in-line characterization using straight CPS TRL calibration standards and RF probes. The numerical simulations show that the power output from ports 2 and 3 \((S_{21}\) and \(S_{31}\)) are about \(-3.5 \, \text{dB}\) and the return loss \((S_{11})\) is about \(-9.5 \, \text{dB}\) across the frequency range of 1 to 18 GHz.
C. Four-port CPS crossover with vertical interconnect:

A schematic and a microphotograph of the circuit are shown in Figs. 6(a) and 6(b), respectively. The simulated characteristics using FDTD technique are presented in [4]. In this paper, the experimentally characterized results are reported. The measured (de-embedded) and simulated insertion loss ($S_{21}$) and return loss ($S_{11}$) of the in-line ports are better than −0.5 and −30.0 dB, respectively (Fig. 7). The measured (de-embedded) and simulated isolation ($S_{31}$) between the orthogonal ports is better than −45.0 dB up to 8.0 GHz and is −22.0 dB at 18.0 GHz (Fig. 8). The numerical simulations show that insertion loss ($S_{21}$) negligibly small and the return loss ($S_{11}$) is better than −45 dB across the 1 to 18 GHz frequency range. The isolation ($S_{31}$) is also better than −45 dB across the same frequency range. Since this interconnect has low loss and excellent isolation, it has potential applications in the construction of multilayer CPS circuits [5] and MEMS-based actuators for reconfigurable antennas [6].
A novel low loss wide bandwidth multiport integrated circuit technology suitable for applications at RF/microwaves has been proposed. These CPS multiport circuits have small dimensions compared to the wavelength of operation, resulting in low parasitics. Consequently these circuits have an almost ideal performance with low loss, good impedance match, good isolation and large bandwidth. As examples, a two-port CPS overpass with vertical interconnect, a three-port CPS T-junction with vertical interconnect and a four-port CPS crossover with vertical interconnect have been presented. The results presented demonstrate the potential of the proposed approach in enhancing Si/SiGe RF/microwave IC performance.

V. REFERENCES

Novel Low Loss Wide-Band Multi-Port Integrated Circuit Technology for RF/Microwave Applications

Rainee N. Simons, Kavita Goverdhanam, and Linda P.B. Katehi

QSS Group, Inc.
2000 Aerospace Parkway
Brookpark, Ohio 44142

National Aeronautics and Space Administration
Washington, DC 20546-0001


In this paper, novel low loss, wide-band coplanar stripline technology for RF/microwave integrated circuits is demonstrated on high resistivity silicon wafer. In particular, the fabrication process for the deposition of spin-on-glass (SOG) as a dielectric layer, the etching of microvias for the vertical interconnects, the design methodology for the multiport circuits and their measured/simulated characteristics are graphically illustrated. The study shows that circuits with very low loss, large bandwidth and compact size are feasible using this technology. This multilayer planar technology has potential to significantly enhance RF/microwave IC performance when combined with semi-conductor devices and microelectromechanical systems (MEMS).