Measured Propagation Characteristics of Finite Ground Coplanar Waveguide on Silicon with a Thick Polyimide Interface Layer

George E. Ponchak, John Papapolymerou, Emmanouil M. Tentzeris

Abstract—Measured propagation characteristics of Finite Ground Coplanar (FGC) waveguide on silicon substrates with resistivities spanning 3 orders of magnitude (0.1 to 15.5 Ohm cm) and a 20 μm thick polyimide interface layer is presented as a function of the FGC geometry. Results show that there is an optimum FGC geometry for minimum loss, and silicon with a resistivity of 0.1 Ohm cm has greater loss than substrates with higher and lower resistivity. Lastly, substrates with a resistivity of 10 Ohm cm or greater have acceptable loss.

Index Terms—silicon, coplanar waveguide (CPW), attenuation, interconnects

I. INTRODUCTION

Radio Frequency and Microwave Monolithic Integrated Circuits (RFICs and MMICs) fabricated on silicon substrates have obtained widespread use in personal communication, GPS, and other systems that are highly dependent on cost. While some of this market is due to reductions of CMOS gate width, the rest of it is due to the development of SiGe Heterojunction Bipolar Transistors (HBTs). Both of these technologies have pushed the frequency range of silicon RFICs to X-Band and FGC lines and Coplanar Waveguides (CPW) on low resistivity silicon wafers, they did not investigate the influence of the substrate resistivity on the transmission line propagation characteristics. Furthermore, the design rules that were presented do not necessarily yield the lowest attenuation constant.

In this paper, we present for the first time measured propagation constant (α and εreff) of FGC lines built on a thick, polyimide interface layer deposited on Si wafers with resistivities that span 0.1 to 15.6 Ohm cm, which covers the range commonly used in CMOS and BiCMOS circuit fabrication. The results are presented to yield design rules for choosing the optimum substrate resistivity and FGC line dimensions.

II. CIRCUIT FABRICATION AND CHARACTERIZATION

The resistivity of silicon substrates from three different wafer lots were first measured with a four point probe and determined to be 0.1, 1.8, and 15.6 Ohm cm. These wafer lots were purposely chosen to encompass the resistivity values commonly used in CMOS and BiCMOS circuits. Dupont adhesion promoter and four, 5 μm thick layers of Dupont PI-2611 polyimide were spun onto the
wafer to yield a total polyimide interface layer thickness of 20 \mu m. Each layer of polyimide is fully cured at 340 C for 120 minutes before the next layer is added. PI-2611 polyimide has a relative dielectric constant of 3.12 measured at 1 MHz [8] and a loss tangent of 0.002 measured at 1 kHz [9]. The metal FGC circuits consists of 200 \AA Ti and 1.5 \mu m of evaporated Au, both of which are defined by a liftoff process.

The circuits for measuring the propagation constant, \( \gamma = \alpha + j k_0 \sqrt{\varepsilon_{\text{eff}}} \) where \( \alpha \) is the attenuation constant and \( \varepsilon_{\text{eff}} \) is the effective permittivity, consist of Thru-Reflect-Line (TRL) calibration standards with four delay lines of 850, 1700, 3500, and 10000 \mu m to cover the frequency band of 1 to 50 GHz. The TRL calibration was implemented with MULTICAL [10], TRL software program that computes the propagation constants of the lines by using the difference in the measured magnitude and phase between the thru and delay lines. To improve accuracy, each circuit was measured several times and the average of those measurements are presented in this paper. The measurements were performed on a vector network analyzer and a microwave probe station. While probing, a thick quartz plate was placed between the silicon wafer and the metal wafer chuck, but measurements confirmed that this did not have a measurable influence on the propagation constant.

Sonnet 2-D simulation software was used to choose FGC line dimensions that yield 50 Ohm characteristic impedance on 15 Ohm cm silicon with the 20 \mu m thick polyimide interface layer. Simulations showed that the characteristic impedance reduced as the resistivity reduced, but within reasonable engineering approximation, the impedance of the lines on all of the substrates may be assumed to be 50 Ohm. The dimensions of the FGC lines are shown in Table 1.

**Table 1: Dimensions of FGC lines**

<table>
<thead>
<tr>
<th>S (\mu m)</th>
<th>W (\mu m)</th>
<th>B=3S (\mu m)</th>
<th>S+2W (\mu m)</th>
</tr>
</thead>
<tbody>
<tr>
<td>51</td>
<td>5</td>
<td>153</td>
<td>61</td>
</tr>
<tr>
<td>62</td>
<td>6</td>
<td>186</td>
<td>74</td>
</tr>
<tr>
<td>74</td>
<td>8</td>
<td>222</td>
<td>90</td>
</tr>
<tr>
<td>90</td>
<td>10</td>
<td>270</td>
<td>110</td>
</tr>
<tr>
<td>114</td>
<td>15</td>
<td>342</td>
<td>144</td>
</tr>
<tr>
<td>120</td>
<td>20</td>
<td>360</td>
<td>160</td>
</tr>
<tr>
<td>140</td>
<td>25</td>
<td>420</td>
<td>190</td>
</tr>
</tbody>
</table>

**III. RESULTS**

The measured attenuation of the FGC lines fabricated on the three silicon wafers are shown in Figure 2. It is seen that the frequency dependence of the attenuation is complicated and highly dependent on the silicon resistivity and FGC line dimensions. When the substrate resistivity is very low (0.1 Ohm cm), the frequency dependence of attenuation is modeled well by \( \alpha = a f^b \) where \( f \) is the frequency and \( a \) and \( b \) are fitting parameters. If conductor loss dominated, \( b \) should be 0.5, but even for the narrowest slot width, \( b=0.8 \) and increases to 1.4 for the widest slot width, indicating dielectric attenuation is dominating. It is also noted that \( b=1 \) for the \( W=8 \mu m \) (S+2W=90 \mu m) FGC line, which agrees with the design rule presented in [4]. The 1.8 Ohm cm silicon substrate has similar frequency dependence, but inflection points are seen that indicate a more complicated frequency dependence. If the substrate resistivity is increased by another order of magnitude to 15.6 Ohm cm, the attenuation appears to be conductor loss dominated, but still indicating the influence of other loss mechanisms. In fact, \( \alpha = a f^b \) may not be used to model the attenuation.

![Figure 2](image-url)
may be obtained. This is summarized in Figure 3, which shows the attenuation as a function of S+2W with the Si resistivity as a parameter. As seen in Figure 3a, for low frequency (less than several GHz), attenuation is more dependent on the strip and slot width than the resistivity, indicating conductor loss dominates. Thus for low frequency circuits, S+2W should be maximized for low attenuation. For circuits in the microwave region, the FGC dimensions must be chosen to minimize the total loss, which is a combination of the conductor and dielectric loss. From Figures 3b and 3c, it is seen that S+2W approximately equal to 90 μm yields the minimum attenuation at both 25 and 40 GHz. This is the same value that yielded an approximately linear frequency dependence for low resistivity substrates, and yields a design rule of (S+2W)/Hp=4 for minimum insertion loss. For smaller line width, conductor loss is higher, but for wider lines, the electric field interaction with the silicon is greater, which increases dielectric loss. Figure 3 also shows the interesting result that Si with a resistivity near 1 Ohm cm has higher attenuation than resistivities of 0.1 and 10 Ohm cm. A peak in attenuation over a range of substrate resistivity has been predicted for MIS coplanar lines with thin insulator and semiconductor layers [6], but the value of the resistivity for maximum attenuation is different in this case. Lastly, Figure 3c clearly shows that a substrate resistivity of 10 Ohm cm or greater is required for acceptable attenuation for a wide range of FGC line widths.

The measured effective permittivity decreased from a high value at 1 GHz to a lower value at 50 GHz. The results are summarized in Figure 4. First, it is seen that at 1 GHz, ε_{eff} is approximately the same for each of the three resistivities and increases as the line width increases. In Figure 4b, it is seen that ε_{eff} also increases with the line width, but at this higher frequency, ε_{eff} decreases significantly as the Si resistivity increases. First, it is expected that ε_{eff} should increase as the line width increases because the electric fields are not as tightly bound to the edges of the slot, therefore, they have greater interaction with the Si layer. However, more importantly, the relatively low values of ε_{eff} indicate that the thick polyimide layer is effective in minimizing field interaction with the Si.

Figure 3: Measured attenuation as a function of FGC line width and Si resistivity at (a) 1 GHz, (b) 25 GHz, and (c) 40 GHz.
Figure 4: Measured effective permittivity of FGC lines as a function of the line width with the Si resistivity as a parameter.


