Electrospun polyaniline/polyethylene oxide nanofiber field effect transistor

N.J. Pinto¹, A.T. Johnson², A.G. MacDiarmid³, C.H. Mueller⁴, N. Theofylaktos⁵, D.C. Robinson⁶ and F.A. Miranda⁷

¹Department of Physics and Electronics, University of Puerto Rico, Humacao, PR 00791
²Department of Physics and Astronomy, University of Pennsylvania, Philadelphia, PA 19104
³Department of Chemistry, University of Pennsylvania, Philadelphia, PA 19104
⁴Analex Corporation, Cleveland, OH 44135
⁵NASA-Glenn Research Center, Cleveland, OH 44135

Abstract

We report on the observation of field effect transistor (FET) behavior in electrospun camphorsulfonic acid doped polyaniline(PANi)/polyethylene oxide(PEO) nanofibers. Saturation channel currents are observed at surprisingly low source/drain voltages. The hole mobility in the depletion regime is 1.4 x 10⁻⁴ cm²/V s while the 1-D charge density (at zero gate bias) is calculated to be approximately 1 hole per 50 two-ring repeat units of polyaniline, consistent with the rather high channel conductivity (~10⁻³ S/cm). Reducing or eliminating the PEO content in the fiber is expected to enhance device parameters. Electrospinning is thus proposed as a simple method of fabricating 1-D polymer FET's.
Beginning with the initial discovery of conducting polymers three decades ago, intense research in this area has led to all plastic electronic devices. Technologically the most important polymer device fabricated and studied is the field effect transistor (FET) as it forms the basic building block in logic circuits and switches for displays. The fabrication (laying down of the active semiconducting channel) of polymer FET's has changed little since their initial discovery. These fabrication techniques include direct electrochemical polymerization of the semiconducting polymer on the electrodes, the use of soluble or precursor materials (spin coating) that undergo subsequent chemical reactions to yield the active semiconducting layer and the use of vapor deposition techniques of the semiconducting layer. The devices thus fabricated have a planar 2-D geometry.

In this paper we present experimental observation of field effect transistor behavior in doped polyaniline/polyethylene oxide (PANi/PEO) nanofibers. We describe a technique called electrospinning to electrostatically lay down the active semiconducting polymer on prepatterned doped Si/SiO₂ substrates, where the oxide thickness was 200 nm. The fundamental difference in this method is that the semiconducting polymer is a nanofiber and so the device has a 1-D geometry similar to devices made from carbon nanotubes. Since electrospinning can be used in the controlled assembly of parallel periodic fiber arrays this technology is attractive for fabricating low-cost logic and switching circuits based on conducting polymers.

Although discovered in the 1930's electrospinning is increasingly becoming very popular in the preparation of polymer fibers either in the form of individual fibers or non-woven fiber mats. In the present work, 100 mg of emeraldine base PANi was
doped with 129 mg of camphorsulfonic acid (HCSA) and dissolved in 10 ml CHCl₃ for a period of 6-8 hours. The resulting deep green solution was filtered and 20 mg of PEO having molecular weight 900,000 was added to the solution and stirred for an additional 2 hours. PEO was added to assist in fiber formation. Prior to electrospinning, this solution was filtered using a 0.45 μm PTFE filter to give a homogenous solution. About 1 ml of the solution was placed in hypodermic syringe that was mounted a few degrees below horizontal and the needle connected to 8 kV with the cathode (Al foil) situated about 20 cm from the tip of the needle. Figure 1 shows the basic elements of the electrospinning apparatus. As electric forces on the polymer droplet at the end of the needle overcome the surface tension a jet is issued forth. As the solvent evaporates, fibers of the polymer are seen to collect on the cathode. Individual fibers were collected by passing the patterned Si/SiO₂ wafer in the path of the jet for a few seconds. The fibers were seen to firmly adhere to the substrate. This excellent adherence is largely due to the low surface energy of polyaniline (44 dynes/cm) relative to that of the substrate. However, it is also likely that the nanofibers are highly charged as they impinge on the surface.

Figure 2 shows a scanning electron microscope image of a few electrospun fibers making contact to four gold leads. Only the two fibers contacting the inner leads (source/drain) and labeled a and b made up the device. The lengths of fibers a and b were 12 μm and 18 μm respectively while their diameters were 300 nm and 120 nm respectively. The schematic of the device with a fiber is shown in the inset to Figure 2. A Keithley Electrometer model 6517A was used for electrical measurements on the device, which were carried out at 297K in a vacuum desiccator.
The conductivity of individual spun fibers were measured to be \(~10^{-2}\) S/cm. The inset to Figure 3 shows the source drain current \((I_{S,D})\) as a function of source drain voltage \((V_{S,D})\) of the device with no applied back gate voltage \((V_G)\). The response is ohmic in the range \(-5\) V <\(V_{S,D}\)< 0 V as seen (open circles) with no change in the I-V curve upon application of \(V_G\). When \(V_{S,D}\) was raised to -8 V the current flowing through the fibers increased to \(~-50\) nA at which point it started to decrease with time, perhaps due to partial dissociation of HCSA. \(V_{S,D}\) was then turned off and the device left to equilibrate for a few hours. The conductivity of the device decreased to \(~10^{-3}\) S/cm. Subsequent application of \(V_{S,D}\) (-1V <\(V_{S,D}\)< 0V) resulted in the curve seen in the inset to Figure 3 (closed circles). This curve demonstrates current saturation at \(V_{S,D} < -0.7\) V, and the magnitude of the saturation current was controllable via application of \(V_G\).

Figure 3 shows the output characteristics of the device for different \(V_G\). At \(V_G = 0\) V, the I-V curve is linear for low bias voltages with a resistance of 1.2 GΩ and then nears saturation for \(V_{S,D} < -0.7\) V. The source-drain current decreases with increasing \(V_G\) and demonstrates that the device operates as a field effect transistor and also that the majority carriers are holes\(^{18}\) as expected for doped polyaniline\(^{19}\). Voltage dependent memory effects in PANi\(^{20}\) may explain the higher turn-on voltage for \(V_G \neq 0\) V. We assume that the carrier concentration is inherent to the polymer nanofibers and is uniformly distributed along the fiber independent of \(V_G\). The equation for extracting device parameters in the saturation regime\(^{6}\) was modified by us to be applicable for nanofibers as

\[
I_{S,D} = \mu(C_i/L_i^2 + C_2/L_2^2)(V_G - V_{th})^2, \]

where \(\mu\) is the hole mobility, \(V_{th}\) represents the threshold necessary to completely deplete the fiber, \(C_i\) and \(L_i\) (\(i = 1, 2\)) correspond to each fibers' capacitance and length respectively. The fiber capacitance per unit length with
respect to the back gate is \( C/L \sim 2\pi \varepsilon \varepsilon_0 \ln(2h/r) \), where \( r \) represents the radius of the fiber, \( h \) and \( \varepsilon \) represent the thickness (200 nm) and average dielectric constant (~2.5) of the device\(^{21}\). A plot of \( I_{S,D}^{1/2} \) versus \( V_G \) after extrapolation to the \( V_G \) axis can be used to obtain \( V_{th} \) (82 V). Using the above equations we calculate the hole mobility to be \( 1.4 \times 10^{-4} \) cm\(^2\)/V s in the depletion mode. The mobility seems to be low given the high conductivity of the fiber but is similar to earlier reports on conducting polymer based FET's\(^{19,22}\). It could also be a result of scattering due to defects or disorder at the fiber/gate-oxide interface due to roughness as the fiber conforms to the topography of the surface\(^{21}\). The one-dimensional hole density (at \( V_G = 0 \)) can be obtained by calculating the total charge on the fiber as \( Q = CV_{th} \). We find the density of charge along the fiber \( p = Q/e \cdot L = 5 \times 10^8 \) cm\(^{-1}\). Wu et al\(^{23}\) have estimated that 20 polyaniline chains could fit into a 3 nm porous channel. Since the electrospinning process is expected to lead to preferred alignment of polymer chains along the fiber axis we assume the number of chains scales as the diameter of the fiber. If we take 10 Å as the length for a two-ring repeat unit in PANi we estimate that this density corresponds to about 1 hole per 50 two-ring repeat units (1 hole per two-ring repeat unit ideally corresponds to the fully doped state). The device transconductance \( g_m (= dI_{S,D}/dV_G) \) was calculated to be 0.03 nS at \( V_{S,D} = 1 \) V and the on/off ratio was 2. These values most likely are a consequence of the low mobility of charge carriers in the device, and can be improved upon by reducing or eliminating the PEO content in the fiber. A second electrospun device was conditioned under similar conditions in air and also showed FET character albeit a weak one i.e. smaller measured \( I_{S,D} \) with reduced signal to noise.
In summary, we present the first experimental observation of field effect transistor behavior in PANi/PEO nanofibers. Saturation currents are observed in the electrospun devices at surprisingly low $V_{S\text{-}D}$. The device parameters calculated using doped PANi/PEO as the active semiconducting layer have the potential of being improved upon by reducing or eliminating PEO from the fiber thereby decreasing the nonconducting barriers to charge transport between polyaniline chains, which could lead to higher mobility. Finally, the fact that these devices were fabricated using a simple electrospinning technique expands the potential for fabrication of low-cost FET circuits based on organic polymer nanofibers.

This work was supported in part by NSF DMR 0098603 and NASA Grant NCC3-1066. The authors thank Nicholas Varaljay and Keith Johnson (GRC) for the prepatterned substrates.
Figure Captions

FIG. 1. Schematic showing the main components of an electrospinning apparatus.

FIG. 2. Scanning Electron Microscope image of electrospun PANi/PEO fibers over a prepatterned Si/SiO₂ substrate. Only fibers a and b contacting the two inner electrodes make up the device. Inset: Schematic cross section of the device showing a fiber bridging the gap between the source and drain gold (Au) electrodes.

FIG. 3. The current voltage characteristics of the FET device made up of two nanofibers (length 12 μm and 18 μm microns and diameters 300 nm and 120 nm respectively bridging the source-drain contacts) at different back gate voltages showing the accumulation and depletion modes. Inset: The current voltage characteristics of the device with no applied back gate voltage. (○) Ohmic behavior, does not change with back gate voltage, (●) Saturation behavior, does change with back gate voltage.
References


15A. Formhals, US patent No. 1,975,504 (1934).


High Voltage Cathode supply

Polymer solution

Fibers

Cathode
High Voltage Supply