Thermal Conductivity of Carbon Nanotube Composite Films

Quoc Ngo\textsuperscript{1,2}, Brett A. Cruden\textsuperscript{2}, Alan M. Cassel\textsuperscript{2}, Megan D. Walker\textsuperscript{2}, Qi Ye\textsuperscript{2}, Jessica E. Koehne\textsuperscript{3}, M. Meyyappan\textsuperscript{2}, Jun Li\textsuperscript{2,3\ast}, and Cary Y. Yang\textsuperscript{1}

\textsuperscript{1}Center for Nanostructures, Santa Clara University, 500 El Camino Real
Santa Clara, CA 95050, USA
\textsuperscript{2}Center for Nanotechnology, NASA Ames Research Center
Moffett Field, CA, 94035, USA

ABSTRACT

State-of-the-art ICs for microprocessors routinely dissipate power densities on the order of 50 W/cm\textsuperscript{2}. This large power is due to the localized heating of ICs operating at high frequencies, and must be managed for future high-frequency microelectronic applications. Our approach involves finding new and efficient thermally conductive materials. Exploiting carbon nanotube (CNT) films and composites for their superior axial thermal conductance properties has the potential for such an application requiring efficient heat transfer. In this work, we present thermal contact resistance measurement results for CNT and CNT-Cu composite films. It is shown that Cu-filled CNT arrays enhance thermal conductance when compared to as-grown CNT arrays. Furthermore, the CNT-Cu composite material provides a mechanically robust alternative to current IC packaging technology.

INTRODUCTION

As progress continues in the ultra-large-scale-integration (ULSI) of integrated circuits, microelectronic components including transistors, and more prominently interconnects, have become increasingly more dense and compact. The consequence of increased component density manifests itself in the form of locally high power consumption. An alarming rise in power density with respect to each advancing technology generation has been observed in mainstream microprocessor technologies \cite{1}. The need for addressing this problem is imperative for next-generation IC packaging technology. One potential solution is to find new packaging materials, such as CNT's, that exhibit high thermal conductivity along the axial direction. For a discrete multiwalled nanotube (MWNT), the thermal conductivity is expected to surpass 3000 Wm\textsuperscript{-1}K\textsuperscript{-1} along the tube axis \cite{2}. Through the use of DC-biased, plasma-enhanced chemical vapor deposition (PECVD), as demonstrated in \cite{3}, we can fabricate vertically aligned MWNT arrays on silicon wafers of ~500\textmu m thickness and demonstrate their possible application as a heat-sink device, conducting large amounts of heat away from a localized area, such as in critical “hot spots” in ICs. This work focuses on demonstrating that CNT and CNT-Cu composite films are mechanically robust, efficient thermal conductors. Cu serves as a filler material to improve the mechanical stability of the CNT array and to serve as a lateral heat spreader. Our data shows that the structures fabricated in this study are completely reusable, unlike eutectic bonding techniques currently used in packaging technology, which is particularly important for instrument cooling in space applications.

\*corresponding author: jli@mail.arc.nasa.gov
EXPERIMENT

Description of apparatus

An apparatus consisting of two copper blocks, four resistive cartridge heaters (not shown) embedded in the upper block, and a cooling bath was used to measure the thermal resistance of a given material (figure 1). The upper copper block is surrounded by insulation to minimize heat loss to the ambient, with the exception of the one square inch section designed to contact the material to be measured. The clamping pressure on the sample is controlled by pneumatically manipulating the upper block. Heat is delivered to the system by applying a constant power to the resistive heaters. The steady state temperature difference ($\Delta T = T_B - T_C$) between the two blocks (and consequently, the sample) was measured. From this data, the thermal resistance of the sample is calculated, as shown in equation (1), where $Q$ is the total power in (in W), $A$ is the sample area, $C_L$ is the constant heat transfer coefficient and $T_B$, $T_C$, and $T_{amb}$ represent the temperature of the upper block, the chilled lower block (20°C), and the ambient environment, respectively. $C_L$ is used to estimate the heat loss to the ambient in this measurement configuration and is determined by placing a thick insulator between the two blocks and measuring the steady state $\Delta T$ at a variety of constant powers. This analysis yields a constant heat transfer coefficient of 0.0939 W/K, representing the heat loss (in W) per Kelvin to the ambient, which is factored into the final determination of the measured thermal resistance

$$R = \frac{A(T_B - T_C)}{Q - C_L(T_B - T_{amb})} \quad (1)$$

It should be noted, however, that the dominant thermal resistance mechanism in this measurement configuration is that of the contact interfaces between the sample and the copper blocks. To minimize this contact resistance, two steps were taken: 1) polishing both copper blocks to reduce the effect of surface roughness and 2) making use of a high thermally conductive, conformal material, Microfaze A6 (AOS Thermal Compounds, LLC) to reduce contact resistance on the backside of a silicon wafer, the substrate on which the investigated films were fabricated.

Sample preparation

Carbon nanotubes were synthesized using the procedure and reactor conditions detailed in [3]. A layer of chromium (2000Å) was used as an adhesion layer for the thin layer of nickel catalyst used for the MWNT array growth. The resulting as-grown tubes are shown in figure 2. Using scanning electron microscope (SEM) data, we estimate the length of the tubes to be $\sim 7.5\mu$m. Following nanotube synthesis, copper filling between individual MWNTs (hereafter known as nanotube trenches) was accomplished through electrodeposition. In a three-electrode
Figure 1. Apparatus used for thermal resistance measurement and equivalent thermal resistance model. $T_B$ is the temperature of the block, measured using an embedded thermocouple. $T_C$ is the temperature of the chilled lower copper block (20°C).

setup with the MWNT sample as the working electrode, a Saturated Calomel Electrode (SCE) as the reference electrode, and a one square inch platinum foil as the counter electrode (CE), set in parallel with the MWNT sample. Both the Cr substrate and MWNTs serve as electrodes during the electrodeposition. Various additives were added in the solution to achieve optimum gap filling into the high-aspect-ratio forest-like MWNT arrays. The recipe of the electrolyte solution used in this study is based on the methodology reported for deep-trench filling of Cu interconnects for damascene processes [4]. Typically, the Cu was deposited at -0.20 to -0.30 V (vs. SCE) at a deposition rate of ~430 nm/min. The resulting CNT-Cu composite material has ~30% submicron voids as shown in figure 3.

RESULTS AND DISCUSSION

To summarize the structure used, figure 1 includes the equivalent thermal resistance model for the CNT-Cu composite sample. The resistance of the CNT-Cu composite can be obtained by de-embedding the thermal resistance contribution of the copper block ($R_{Cu\text{-block}}$), silicon wafer ($R_{Si}$), and the Microfaze material ($R_{\mu Faze}$). The thermal resistance of the copper block, $R_{Cu\text{-block}}$, must be taken into account due to the placement of the thermocouple (approximately 1.3 inches from the copper block surface). $R_{Cu\text{-block}}$ for this configuration is determined as 0.83 cm²K/W based on bulk copper properties. To summarize, we can determine the resistance of the CNT-Cu composite film by equation (2).

$$R_{CNT\text{-}Cu} = R_{total} - R_{Cu\text{-block}} - R_{Si} - R_{\mu Faze} \tag{2}$$

$R_{\mu Faze}$ is determined using two control measurements. The first measurement involves measuring the thermal resistance of a piece of silicon with Microfaze on the backside of the wafer, resulting in $R_{control,1} = R_{Cu\text{-block}} + R_{block\text{-}Si} + R_{\mu Faze}$, where $R_{block\text{-}Si}$ is the interface resistance between the copper block and silicon wafer. The second resistance measurement involves a piece of double-sided polished silicon, resulting in $R_{control,2} = 2R_{block\text{-}Si} + R_{Si}$. Assuming both Si-Cu interfaces in the second control measurement are similar, we can divide this value in half and use the simple relation in equation 3.

$$R_{\mu Faze} = R_{control,1} - R_{Cu\text{-block}} - 0.5(R_{control,2} - R_{Si}) \tag{3}$$
The intrinsic silicon contribution to the thermal resistance in equations (2) and (3) can effectively be neglected. For the 500μm thick silicon wafer used in this study, the intrinsic silicon thermal resistance can be calculated as 0.034 cm²K/W, which proves to be two orders of magnitude less than the final measured values of the CNT-Cu sample. One caveat to this analysis is in regards to the thermal resistance of Microfaze with respect to the amount of power applied to the upper block. The thermal resistance of the first control sample decreases approximately exponentially for increasing powers (hence different temperature gradients), but can be corrected for in the final analysis as will be demonstrated. The double-sided silicon sample shows no such power dependence, exhibiting a constant resistance of 11.10 cm²K/W, resulting in 5.55 cm²K/W per silicon interface. Subtracting the silicon resistance, which is constant with respect to power, we can also determine $R_{\text{Microfaze}}$ at different powers. The power dependence of the Microfaze is captured in figure 4(a).

Now that the power dependence of the Microfaze material is quantified, we proceed with the analysis of the CNT/Si/Microfaze and CNT-Cu/Si/Microfaze stacks. From the previous discussion, we can expect these samples also to exhibit the same power dependence, which indeed is the case and is clearly seen in figure 4(b). Combining the power dependence with the measurements in figure 4(b), we summarize the values of measured thermal resistance in table I.

Figure 2. SEM micrographs (cross-section and top-down) of as-grown MWNT film. Length of nanotubes is estimated as ~7.5μm.

Figure 3. SEM micrographs (a) cross-section (b) top-down of CNT-Cu composite film after filling nanotube trenches by copper electrodeposition using recipe in [4]. (c) shows a top-down view of copper electrodeposition with low additive concentration.
All measurements were performed at similar clamp pressures, ~6.8 psi. Errors causing the standard deviation in the measurements can be attributed to two main factors: 1) variations in contact area due to varying CNT length distribution (see fig. 2) and 2) variations in measurement of total power, ΔT, and ambient temperature loss. However, even at the upper bounds of the measured thermal resistance values for the CNT-Cu composite films, this worst-case scenario represents values that are on the order of the thermal budgets for a variety of commercial microprocessor systems [1].

It is noted that the Cu deposited in the MWNT array used in this study was not a solid film. Instead, it forms a porous film with ~70% Cu and CNTs and ~30% voids. This increases the mechanical strength so that the sample can be repeatedly measured under different clamping pressures. In addition, it leaves space such that the composite film can be deformed to make maximal contact with the hot surface. However, studies conducted on the buckling force of discrete MWNTs [5-7] demonstrate the tremendous amount of force that these structures can withstand. Based on this analysis, we can speculate that nanotubes will not buckle under the force applied in this study, roughly two orders of magnitude less than the calculated CNT buckling force. This speculation is confirmed by SEM characterization before and after the thermal resistance measurement, seen in figure 5, showing no effect on the CNT-Cu composite after compressive stress. Measurements conducted with higher clamp pressures are underway to confirm the buckling force and optimize thermal conductance. Future work will be focused on increasing the exposed length of CNTs to obtain a lower buckling force. The exposed CNTs serve as the thermal interface material, while Cu is only filled at the bottom portion of the structure to serve as both a mechanical anchor and lateral heat spreader.

CONCLUSION

This work demonstrates the fundamental usefulness of CNTs and CNT-Cu composite films as efficient heat conductors. Our study confirms that these novel films can accomplish effective heat conduction by increasing contact area. In addition, it has been shown that CNTs provide the added benefit of high mechanical stability and reusability. Further characterization and investigation are in progress to integrate such a process into packaging process flows.

ACKNOWLEDGEMENTS

MDW is an undergraduate intern at NASA Ames Research Center from the University of Oklahoma, Tulsa. BAC and AMC are also with the University Affiliated Research Center at University of California, Santa Cruz. QY is with ELORET. NASA contract number NAS2-03144 supports both UARC and ELORET.

Table I. Thermal Resistance measurement summary

<table>
<thead>
<tr>
<th>Material</th>
<th>Thermal Resistance (cm²K/W) ± STDEV</th>
</tr>
</thead>
<tbody>
<tr>
<td>CNT film</td>
<td>2.42 ± 0.33</td>
</tr>
<tr>
<td>CNT-Cu composite film (#1)</td>
<td>1.05 ± 0.22</td>
</tr>
<tr>
<td>CNT-Cu composite film (#2)</td>
<td>0.96 ± 0.13</td>
</tr>
<tr>
<td>Bare double-sided silicon</td>
<td>11.10 ± 0.65</td>
</tr>
</tbody>
</table>
Figure 4. (a) Resistance versus power characteristics for first control sample and Microfaze. (b) Resistance versus power characteristics for CNT and CNT-Cu samples (before de-embedding Microfaze and upper copper block). The symbols represent measured data; the lines represent exponential fits to the data.

Figure 5. SEM micrographs (a) before and (b) after compressive thermal resistance measurement. The morphology of both the CNTs and Cu are similar in both cases.

REFERENCES