A Low Cost Single Chip VDL Compatible Transceiver ASIC

Robert Becker
Honeywell

Abstract: Recent trends in commercial communications system components have focussed almost exclusively on cellular telephone technology. As many of the traditional sources of receiver components have discontinued non-cellular telephone products, the designers of avionics and other low volume radio applications find themselves increasingly unable to find highly integrated components. This is particularly true for low power, low cost applications which cannot afford the lavish current consumption of the software defined radio approach increasingly taken by certified device manufacturers.

In this paper, we describe a low power transceiver chip targeting applications from low VHF to low UHF frequencies typical of avionics systems. The chip encompasses a selectable single or double conversion design for the receiver and a low power IF upconversion transmitter. All local oscillators are synthesized and integrated into the chip. An on-chip I-Q modulator and demodulator provide baseband modulation and demodulation capability allowing the use of low power, fixed point signal processing components for signal demodulation.

The goal of this program is to demonstrate a low cost VDL mode-3 transceiver using this chip to receive text weather information sent using 4-slot TDMA with no support for voice. The data will be sent from an experimental ground station. This work is funded by NASA Glenn Research Center.
A Low Cost Single Chip VDL Compatible Transceiver ASIC

Robert Becker
Honeywell Laboratories
Introduction

• Rationale for a Single Chip Radio
• Chip Architecture
• Radio Chip Specification
• Application Demonstration System
• Conclusion
Rationale for Radio on a Chip

• Commercial communications system components increasingly focussed on cellular telephone technology.
  – Larger market than general purpose radio circuits
  – Many traditional sources of generic radio components have quit the market.
  – General purpose radio chip market is too small & profits too limited to appeal to most chip vendors
Rationale for Radio on a Chip

• Bring technology into the Aeronautical sector
  – Reduces issues with obsolescence
    • reduces product life cycle costs

• Custom designs tailored to specific applications
  – Designed specifically for avionics market

• Reduced component counts are possible
  – Highly integrated designs mean fewer external components
Rationale for Radio on a Chip

• Control obsolescence
  – Dependence on vendor removed

• Control performance parameters
  – Able to tailor performance to your requirements
Rationale for Radio on a Chip

• Expensive to create
  – Design costs typically exceed $1M

• Limited markets
  – Some compromises may be required to increase the market for the design (cost spreading)
  – Per unit costs may run higher than commercial components

• Dependence on foundry process cycles
  – Process for making the chip can go obsolete
Chip Architecture - Rcvr

1st IF Filter $f_c \leq 50$ MHz

2nd IF Filter $f_c \leq 50$ MHz

to LO #2

Demod mixers

$\pm 2$ Johnson counter

VCO/Integer-N synth #3,

2-pole filter/ amp

Receiver

LNA

Mixer #1

to LO #1

AGC Amp

Mixer #2

to LO #2

Buffer

÷2 Johnson counter

I Output

Q Output

AGC Input

Buffer

AGC Amp

Receiver
Chip Architecture - Xmtr

Transmitter
Chip Architecture, cont’d

• Super-heterodyne single/double (switchable) conversion receiver
  – Can be used in either single or double conversion mode
  – Higher performance than direct conversion receivers
  – Better noise figure than direct conversion receivers
  – Higher IP3 point than direct conversion systems
Chip Architecture, cont’d

• Why not a more software defined design?
  – Software defined radios are extremely flexible
  – Can adapt to new modulation types with firmware modifications
  – Significant designer control over performance
  – Software radios cost point is higher
  – Maturity of the technology
  – Too power hungry for battery powered applications
  • ill suited to low power applications.
Chip Architecture, cont’d

• Analog I/Q demodulator
  – Lower overall power consumption than digital down-conversion and demodulation
  – Uses Johnson counters for nearly perfect I/Q LO generation

• Three integrated local oscillators
  – external tank and tuning components required.
Chip Architecture, cont’d

• Fully integrated synthesizers for all LO’s
  – Integer-N designs for the 2nd & 3rd LO
  – Fractional-N for the 1st LO
    • Offers improved LO noise vis-à-vis integer-N designs
    • Faster frequency switching than integer-N synthesizers.
System Architecture

Transceiver architecture is very simple
Application Range

• Initial target is low cost devices
  – cost sensitive market
  – widest possible ranges of users
    • EFB - Air Transport
    • Low cost NEXCOM transceiver - General Aviation
  – graduate to expanded markets with later designs

• Battery operation
  – independent of aircraft systems
Application Range

• Target operating range is 50MHz to 450MHz
  – Covers marker beacon, comm, nav, ILS, glideslope, & MilCom bands
    • larger application market means lower per-unit costs
Application Range

• Present design targets for VDL applications
  – Present IIP3 point is too low for fully certified NEXCOM communications products
  – Future designs will address higher degrees of certification
# Chip Specifications

## DC Characteristics (25 °C)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Conditions</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power supply</td>
<td>Vdd</td>
<td>3.0</td>
<td>40</td>
<td>5.0</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>Idss</td>
<td></td>
<td></td>
<td>75</td>
<td>mA</td>
</tr>
<tr>
<td>Logic Interface</td>
<td>Vih (3.0V &lt; Vdd &lt; 5.0V)</td>
<td>Vdd/2 + 0.6</td>
<td>Vdd – 0.5</td>
<td>Vdd + 0.6</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>Vil (3.0V &lt; Vdd &lt; 5.0V)</td>
<td>Vss</td>
<td></td>
<td>0.8</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>Voh (3.0V &lt; Vdd &lt; 5.0V, Isrc &lt; 3 mA)</td>
<td>0.4</td>
<td></td>
<td>0.5</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>Vol (3.0V &lt; Vdd &lt; 5.0V, Isink &lt; 10 mA)</td>
<td></td>
<td></td>
<td>0.5</td>
<td>V</td>
</tr>
</tbody>
</table>
# Chip Specifications

## AC Characteristics

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Conditions</th>
<th>Min.</th>
<th>Typical</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating frequency range</td>
<td></td>
<td>20</td>
<td>450</td>
<td>450</td>
<td>MHz</td>
</tr>
<tr>
<td>Rx noise figure</td>
<td></td>
<td>4</td>
<td></td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>Rx IIP3</td>
<td></td>
<td>4</td>
<td></td>
<td></td>
<td>dBm</td>
</tr>
<tr>
<td>1&lt;sup&gt;st&lt;/sup&gt; IF bandwidth</td>
<td>-3dB bandwidth</td>
<td>2</td>
<td>45</td>
<td>45</td>
<td>MHz</td>
</tr>
<tr>
<td>2&lt;sup&gt;nd&lt;/sup&gt; IF bandwidth</td>
<td>-3dB bandwidth</td>
<td>15</td>
<td></td>
<td></td>
<td>MHz</td>
</tr>
<tr>
<td>I/Q demodulator bandwidth</td>
<td>-3dB bandwidth</td>
<td>1</td>
<td></td>
<td></td>
<td>MHz</td>
</tr>
<tr>
<td>Demodulator output</td>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td>Vp-p</td>
</tr>
<tr>
<td>I/Q modulator bandwidth</td>
<td>-3dB bandwidth</td>
<td>1</td>
<td></td>
<td></td>
<td>MHz</td>
</tr>
<tr>
<td>I/Q modulator input</td>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td>Vp-p</td>
</tr>
<tr>
<td>I/Q Modulator bandwidth</td>
<td>-3dB bandwidth</td>
<td>5</td>
<td>70</td>
<td>70</td>
<td>MHz</td>
</tr>
<tr>
<td>Transmitter IF amp gain range</td>
<td></td>
<td>-10</td>
<td></td>
<td>20</td>
<td>dB</td>
</tr>
<tr>
<td>Output power step size</td>
<td></td>
<td>6</td>
<td></td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td># power steps</td>
<td></td>
<td>5</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Transmitter output power</td>
<td></td>
<td>10</td>
<td></td>
<td></td>
<td>dBm</td>
</tr>
</tbody>
</table>

Vdd = 5.0V, 25°C
Chip Status

• 2nd pass chip submitted to AMI for fabrication
• Expect parts from fab by 20 July, 2004
Application Demonstration

• VDL mode-3 data link
  – Pressing need to get better information to pilots
  – Better info improves flight safety
  – Weather is a significant cause of fatal accidents
Why a Data Link Demonstration?

Would you rather have this?

2004/04/06 17:20 KBJI 061720Z 061818 33012KT P6SM SKC FM0000 VRB06KT P6SM SCT250 FM0800 15007KT P6SM SCT120 TEMPO 1115 BKN080 FM1500 18007KT P6SM BKN080 PROB30 1518 -RA OVC030
Why a Data Link Demonstration?

Or, would you prefer this:

A picture just might be worth more than 1000 words...
Data Link Demonstration

• Data links can provide rich and varied information
• Bidirectional data links allow the pilot to request specific information not otherwise available

Demonstration radio is intended to prove a concept, leading to a product
Conclusion

• Radio-on-a-chip can tailored to meet specific requirements
  – Product life-cycle costs can be significantly reduced
  – High initial cost requires careful consideration in deciding to design your own chips

• High levels of integration are possible
  – results in potentially significant reductions in circuit board complexity