DESIGNING DOMAIN-SPECIFIC HUMS ARCHITECTURES: AN AUTOMATED APPROACH

Ravi Mukkamala Neha Agarwal Pramod Kumar Parthiban Sundaram
Department of Computer Science
Old Dominion University
Norfolk, VA 23529

Abstract

The HUMS automation system automates the design of HUMS architectures. The automated design process involves selection of solutions from a large space of designs as well as pure synthesis of designs. Hence the whole objective is to efficiently search for or synthesize designs or parts of designs in the database and to integrate them to form the entire system design. The automation system adopts two approaches in order to produce the designs: (a) Bottom-up approach and (b) Top down approach. Both the approaches are endowed with a suite of quantitative and qualitative techniques that enable a) the selection of matching component instances, b) the determination of design parameters, c) the evaluation of candidate designs at component-level and at system-level, d) the performance of cost-benefit analyses, e) the performance of trade-off analyses, etc. In short, the automation system attempts to capitalize on the knowledge developed from years of experience in engineering, system design and operation of the HUMS systems in order to economically produce the most optimal and domain-specific designs.

1. Introduction

Engineering disciplines progress through several distinct stages in their evolution: Ad-hoc, Formal and rigorous, and finally, Automation [1]. This work focuses on advancing HUMS to the automation stage since HUMS, as a discipline, is mature and well established now with various systems already deployed and in existence for a long period. The automation system so developed would attempt to capitalize on the knowledge developed from years of experience in engineering, system design and operation of the HUMS systems in order to economically produce the most optimal and domain-specific designs.

The design of software systems has largely been performed manually so far. The challenge in the automation of system designs is (a) the development of design methodologies that support automation, (b) the accumulation of knowledge—components that make up design, trade-offs involved, decision making criteria, requirements, etc.—and also (c) the provision of means to evaluate the quality of the designs. The automation, if successful, would be highly beneficial in the following ways: (a) minimization of costs involved, (b) improvement in productivity, and (c) production of optimal and innovative designs, etc.

Our automated design process involves two main techniques: (a) Selection of solutions from a large space of designs, and (b) Synthesis of designs. However, the automation process is not an absolute Artificial Intelligence (AI) approach though it uses a knowledge-based system that epitomizes a specific HUMS domain. The process uses a database of solutions as an aid to solve the problems rather than creating a new design in the literal sense. Since searching is adopted as the main technique, the challenges involved are (a) to minimize the effort in searching the database where a very large number of possibilities exist, (b) to develop representations that could conveniently...
allow us to depict design knowledge evolved over many years and (c) to capture the required information that aid the automation process.

Two groups of participants are involved in this process: Sources and Developers. Sources group includes end-users, domain experts, requirements analyst, etc. and the Developers group involves requirements analyst, system developers, etc. Due to the nature of the data required by the automation system and the partial reliance on humans for decision-making, the developers group would be more successful in interacting with the automation system.

There are three basic design approaches that the automation system could adopt such as: (a) Bottom-up approach, (b) Top-down approach and (c) Hybrid approach. Bottom-up approach depends on a hierarchical partitioning of the system into multiple levels and builds the entire system design from scratch starting from the bottom level up. On the contrary, the top down approach first starts with an entire system design and then drills down to lower levels by searching for the individual component instances that can fit the design. In this paper, we shall focus on bottom-up approach since it is easy to follow, and a large majority of its techniques are common among the approaches.

The bottom-up approach is a five-step process involving the following:

- Capturing Requirements Data
- Capturing HUMS component information
- Designing the architecture
- Evaluating the candidate designs
- Producing the System Output: Architecture Specification

The rest of the paper explains in detail how each of these steps is implemented. Section 2 discusses the related previous work by others. The automation system is made up of a number of building blocks, which are explained in Section 3. Sections 4 and 5 explain two of the three input resources used by the automation system namely the Requirements Information and the Components information respectively. The selection of HUMS components for the architecture and the determination of their configurations are explained in section 6. The automated design process, the roles played by different building blocks of automation system and the evaluation of candidate designs are described in section 7. Finally, section 8 concludes the paper with a summary and future work.

2. Related Work

Software architecture has more influence on the system’s quality attributes than the code-level practices [7]. The advantages of architecture as a high-level abstraction were realized and the different techniques to design architectures and to evaluate architectures emerged [4, 14, 15]. This work also resides at the architecture-level, thus working at an abstraction level that allows analysis of designs even without accurate or low-level details.

The Architecture Tradeoff Analysis method (ATAM) [6, 7] is a technique that helps the designer to perform trade-off analyses in a principled manner thereby enabling him to make well informed as well as optimal tradeoffs. ATAM also incorporates a process model that an organization must follow while developing architecture. Our work is closely related to ATAM in that it also performs tradeoff analyses during the synthesis of architecture but it focuses largely on automation of tradeoff analyses with very little user intervention.

Attribute-based Architectural Styles (ABAS) [8] are architecture styles that are endowed with a reasoning framework useful in analysis of the style with reference to a specific attribute of interest. A given ABAS focuses exclusively on a single quality attribute and thus one needs to consider multiple ABASs to satisfy several quality attributes. This work takes advantage of all the work performed by quality attribute communities and provides us a formal framework to analyze and make design decisions.

SAAM is an evaluation method that uses scenarios in analyzing architecture for different quality attributes [9]. The architecture quality is analyzed by measuring the extent of code modifications required to implement a scenario. SAAM is well suited to be used during implementation stage, while ours is appropriate to be used during design stage to uncover the
problems with the architecture and to improvise it before implementation.

Automation of design processes has been researched and developed in computer systems as well as wide variety of other disciplines [3, 12]. In [3], the authors explain and demonstrate how automation can play a vital role in success of design engineering but their focus is at a lower abstraction level than that considered in our work.

Much work is underway on the standardization of architectures for specific HUMS functions or domains [10,11]. Non-proprietary standards can promote an environment where end users have multiple choices that are economical, as well as high in quality. Our work coexists with and upgrades this work by incorporating lot of elements from the standard architecture like functional layers involved, interfaces that need to be supported, etc. and by adding additional value by enabling analysis and development of system architectures based on the standard architectures published.

3. Automation System Building Blocks

Figure (1) shows the basic building blocks of the HUMS design automation system. The blocks bounded by the dashed lines represent processes while the other blocks indicate information repositories.

The four information repositories are: (a) Requirements, (b) Components library, (c) Design Space, and (d) Design Specification. Requirements block contains all requirements information supplied by the user. Components library is a repository of component instances supplied by several vendors. Design space is a database of designs, which may be templates that can be instantiated to satisfy specific needs, or specific designs themselves. Design Specification block stands for the final design representation that is generated by the automation system at the end of its execution. The automation system must satisfy two requirements while generating the design specification: (a) Design justifications must be provided at every stage, and (b) Architecture must be specified using graphical and textual forms [4, 13].

The two processes are: Explorer and Evaluator. Explorer explores different combinations, or searches for solutions at every stage of the design process and comes out with a set of candidate design solutions that solve the problem at hand at that level. Evaluator checks or evaluates the candidate architectures at every stage, eliminates the bad candidates and retains the best ones. Thus, explorer and evaluator work closely – back-to-back. Explorer completes one step, interacts with evaluator to narrow down the possible candidates and then progresses on to the next stage. This process continues till the entire system design is completed.

Some of the exploration or reasoning techniques that could be part of Explorer are given below:

- Compare the requirements data against the parameter values (Direct Comparisons, Indirect Comparisons, etc.)
- Perform Cost-benefit analyses
- Perform Trade-off analyses
- Use a criteria list or design guidelines in the selection of components
- Search the designs database for a fitting solution
- Use engineering/formal techniques or Quantitative design techniques
- Use heuristics to solve complex design problems
- Others
Similarly, the techniques that could be packed within the Evaluator process are listed as follows:

- Use evaluation metrics to ascertain quality (a) at system level, (b) at component level
- Build a pareto-optimal set to eliminate bad candidate architectures
- Use heuristics in evaluation

4. Capturing Requirements Information

Irrespective of the design approach adopted, the requirements must be specified in a way that enables the automation system to choose the most optimal design. The general tasks that are involved in any design process drive how the requirements information must be represented. Some of the general tasks are direct comparisons, cost-benefit analyses, tradeoff analyses, etc.

The way we represent requirements information must allow the ready employment of at least the most general strategies/tactics listed above. Let us now look at a few objectives that a representation should satisfy:

- All details (Quantitative and Qualitative) pertinent for the design process must be captured
- Must support a format that allows qualitative analysis also
- Data and units specified must be generic enough to allow selection from among component instances of different types
- Whenever data is inaccurate, the associated degree of uncertainty must be specified
- Future growth/usage profile must be captured wherever appropriate

We have developed requirements templates based on XML that defines all the pertinent information that must be captured during the requirements gathering phase. These templates enable developers to gather enough information and in correct form so as to perform effective designing. One difference from the regular requirements analysis process is that here the details gathered are a mixture of ‘what’ and ‘how’ information as against the usual practice of recording ‘what’ information alone. The use of XML in the definition of templates provides better organization and extensibility options. Refer to Appendix A for a sample requirements representation.

5. System Decomposition/Components

System decomposition is essential for both top-down approach and bottom-up approach. A HUMS system is decomposed into components. E.g.: Sensors, Nodes. Multiple vendors exist who can supply these components and a vendor-supplied component is called component instance. Thus, there exist multiple component instances for a given component.

Table 1: System Decomposition Adopted

<table>
<thead>
<tr>
<th>Component</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sensor</td>
<td>Senses the measurement parameters</td>
</tr>
<tr>
<td>Transducer</td>
<td>Converts any type of input signal to electrical signal appropriate for the nodes</td>
</tr>
<tr>
<td>Sensor-Node bus</td>
<td>Connects the sensors to the computing node</td>
</tr>
<tr>
<td>Node</td>
<td>Computers/Nodes where all processes reside</td>
</tr>
<tr>
<td>Network</td>
<td>LAN, WAN or Internet connecting all the nodes</td>
</tr>
<tr>
<td>Processes</td>
<td>Processes that implement HUMS functionality</td>
</tr>
</tbody>
</table>

The design approach comes out with a system design that describes what components make up the system and how they are interconnected. It also specifies the subset of suitable component instances that can be used for the components specified as part of the design.

The HUMS system could be decomposed in multiple ways. So, the most important requirement is that the specific decomposition chosen must (a) accelerate the selection of best components, and (b) ensure the attainment of quality attributes. We have chosen the most fundamental decomposition possible that gives the maximum flexibility in using the components in composing system designs. Table 1 depicts the system decomposition into various components.
6. Selection of Components & their Configurations

This section briefly describes how the lower level components like sensors, transducers, nodes, etc. are selected and how their configurations are determined. Once the nodes have been selected, the design technique explained in section 7 can be used to map software architecture onto these nodes.

The user specifies the following sensor information: (a) Location of sensors, (b) Type of sensors, (c) Other constraint information related to sensors, etc. This information directly allows us to select sensors. The rest of the components like transducers and nodes are determined based on five factors namely: (a) Bandwidth limitations, (b) Buffer limitations, (c) Sensor, Transducer topology, (d) Processing Speed, and (e) Storage requirements. However only those component instances that pass the evaluation by weight heuristic are considered. See Appendix D for sample weight heuristic.

**Bandwidth Limitations:**

Sensors produce data at a specific rate and multiple sensors are connected to the same consumer (transducer or node). However, the number of sensors that can be connected to the same consumer depends on the external I/O Bus capacity, besides other factors. Our work uses a greedy algorithm to assign multiple sensors to transducers and then multiple transducers to nodes by maximizing the bandwidth utilizations. For example, if sensors with data rates of (in units/sec) 2, 3, 7, 10 and if transducers with maximum capacity of 15 units/sec are present, two transducers would be chosen to connect to the 4 sensors—one receiving 15 units/sec and the other 7 units/sec. This approach thus minimizes consumers required.

**Buffer Limitations:**

Note that not all sensors that were mapped to a transducer based on bandwidth considerations can be supported because the limited buffer space available at the transducer further restricts the number of sensors connected. The same argument applies to the connection of transducers to nodes. We alter the sensor-transducer mapping and the transducer-node mapping based on buffer space as the second step. This problem is mainly due to the periodicity of the producers: Some producers are periodic and others are aperiodic as shown in Figure (2). For aperiodic case, the consumer must satisfy at least the condition that the buffer space available must be greater than/equal to twice the peak data rate.

![Figure 2: (a) Periodic Sensor (b) Aperiodic Sensor](image)

**Sensor, Transducer Topology:**

The distance over which a sensor can communicate effectively affects the position at which a consumer is located. Thus, the signal attenuation in the medium is an important consideration. Our work determines the positions of the consumers based on several factors like the power levels ($P_{in}, P_{out}$) of the transmitted signals and the attenuation coefficients ($\tau$) of the buses involved. For e.g., using fiber optic buses, the distance of separation, $d = \frac{1}{\tau} \left(10 \log_{10} \frac{P_{out}}{P_{in}}\right)$

**Node Configuration:**

The configuration of the nodes like processing speed, memory capacity, disk space must be determined using some reliable techniques. We make use of custom benchmarks designed for specific domains or existing benchmarks in our decision-making. Such benchmarks could give us quantitative information related to multiple factors involved thereby allowing us to determine the node configuration. Table 2 displays the sample benchmark data that would help us to determine
disk space, bus bandwidth, processor speed, etc. assuming that all operations could be expressed as transactions in HUMS systems. Refer to [16] for a more detailed account. Note: TPS stands for Transactions per second.

Table 2: Relationship between TPS and file size

<table>
<thead>
<tr>
<th>TPS</th>
<th>File Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>0.1 GB</td>
</tr>
<tr>
<td>100</td>
<td>10 GB</td>
</tr>
<tr>
<td>1000</td>
<td>100 GB</td>
</tr>
</tbody>
</table>

7. The Automated Design Process

A designer relies on the design knowledge that has been accumulated over several years to guide in his design task. This knowledge captured in the form of principles and guidelines could minimize errors and enable achievement of quality attributes. The design space or design library (see Figure 1) of the automation system stores this design knowledge in form of design templates called base models.

A base model is like an architectural style [8, 15] containing information about the components that make up the architecture and their topology. These models also possess quality attribute models (formula sections), which enable us to determine the effect of the base model on the specific quality attributes. These quality attribute models are similar to those discussed in [8] but their purpose in this design technique is to enable analyses as well as automation.

The design space consists of several such base models and each model guarantees one or a few quality attributes alone. If base model ‘A’ serves to improve quality attribute ‘B’, then model ‘A’ disregards all quality attributes except ‘B’. Thus, the base models tend to skew the final design with respect to the quality attributes that they deal with. Figure 3 shows the specification of one of the base models called Flat Model that improves performance.

Quality attributes are often in conflict with each other. Achieving one quality attribute often comes at the cost of another. For example, design decisions favoring good performance affect scalability, those favoring scalability affect availability, and so forth. Resolving between these competing set of quality attributes requires tradeoff analysis. This automated approach hinges on tradeoff analyses to develop the final design.

```
Protocol specification: FLAT MODEL

Component N {
    Input();
    Process();
    Send(TL);
}

Component TL {
    For all i
        Receive(Ni);
        Process();
        Send(TL);
}

Connector Flat {
    For all i
        Connect(TL, Ni);
}
```

**FORMULAS:**

\[
L_T = T_{BL} + T_{TL} + N_{BL}T_{TR} \\
A = (1-P_{BL})N_{BL}(1-P_{NT})N_{NT}x(1-P_{TL}) \\
S = (C_{AP} - N_{BL})/N_{BL}
\]

Figure 3: Base Model Specification: Flat Model for performance

Since the base models tend to skew the final design towards one or a few quality attributes, the Explorer must merge multiple models together to develop a suitable design. So, we need two different specifications: (a) Base model specification to specify the architectural style and the quality attribute that is favored, (b) Merge specification that specifies how two different base models can be merged with each other. These specifications enable
the automation system to consider one base model after another and merge if needed on the fly to develop the final design.

A base model specification (see Figure 3) contains three sections: (a) Protocol specification that explains the components, their responsibilities and the interconnections, (b) Topology that pictorially represents how the design is organized, and finally, (c) Formulas which are the quality attribute models built for analyzing the effect of the model on different quality attributes. Quality attribute models shown are simplified for demonstration purposes but can be made realistic and in fact, sophistication can be built into them with the help of experts from several quality attribute communities.

In this paper, Formula sections present three quality attribute models: Performance (Latency time), Scalability and Availability. Latency Time is a function of processing time at the nodes involved and the interprocessor communication time. Scalability is expressed as a function of address capacity of top-level node while availability is a function of reliability probabilities of all components that make up the system. Here's a quick run through the symbols used in the formulas section: LT – Latency time, A – Availability, S – Scalability, NBL – No of bottom level nodes, NMM – No of networks, TTL – Processing time of Top level node, TBL – Processing time of bottom level node, TTR – Interprocessor communication Time, PBL – Probability of failure of bottom level node, PTL – Probability of failure of top level node, PNT – Probability of failure of network, CAP – Address Capacity of Top level node. See appendix B for a few more sample base model specifications.

Analysis of the model:

Latency is the time difference between the instant when the bottom-level nodes read sensor data and that when the top-level node outputs the results.

Latency = \{Time to process data at Ni\} + \{Time to transmit data by each Ni\} + \{Time to process data at top-level\}

Since the introduction of any intermediate levels between the bottom level and the top-level will add more cost components to the above formula, intuitively this model supports the design guideline for improving performance.

**Merging Designs**

If there are n base models, then the Explorer has two approaches:

- Try all (n!) combinations possible till a satisfactory design results
- Merge the models in any order that minimizes the number of combinations

Since the merger of two models is not a straightforward step, we provide another set of specifications called Merge Specifications to aid the automation system in its operations. Thus, merge specifications exist for merging any two base models together.

These merge specifications will enable the explorer to combine any combination of base models, thus leading to \( m = nC_2 + nC_3 + \ldots + nC_n \). The responsibility of the designer is to feed n base model specifications and nC2 merge specifications and the system can automatically explore and possibly develop m designs. As can be seen, the value reaped due to automation can be tremendous for higher values of n.

![Figure 4: Demonstration of merge process](image)
with one another. For example, increasing the number of levels gives better scalability but yields poorer performance and similarly, increasing the number of replica managers increases availability but decreases performance, and so forth. This emphasizes the need for trade-off analyses. Let’s first take a look at merge specifications and then we’ll consider the trade-off analyses.

Figure 4 displays figuratively how different base models are merged with one another. As the figure shows, the merger of Flat Model & Pyramid Model results in a design which is influenced by two conflicting forces: Flat Model tends to lower the number of levels while Pyramid Model tends to increase the number of levels. The number of levels that should be in the final design is determined by performing tradeoff analysis. Appendix C shows a few sample merge specifications.

**Tradeoff Analysis**

Every iteration of merging of base models results in structural changes, which impact the several quality attributes involved in different ways. The tradeoff is achieved in an interactive manner, i.e., the user controls the merging so as to achieve the desired benefits. Of course, the tradeoff analyses can also be completely automated if all the required information is stored.

**Demo run:**

Tradeoff analysis is explained with the help of a demo run. Table (3) shows the requirements information that contains three quality attributes for this demo.

**Table 3: Sample Quality Attributes requirements**

<table>
<thead>
<tr>
<th>Quality Attribute</th>
<th>Requirement</th>
</tr>
</thead>
<tbody>
<tr>
<td>Performance</td>
<td>160 ms</td>
</tr>
<tr>
<td>Scalability</td>
<td>1.8</td>
</tr>
<tr>
<td>Availability</td>
<td>95%</td>
</tr>
</tbody>
</table>

First, the performance model namely the flat model is used to achieve the required performance. Since this model favors performance, all other quality attributes except performance are disregarded as clearly depicted in Figure (5) & Table (4). The values of quality attributes are determined dynamically using the quality attribute models from the formula section. (See Figure 3) Latency time requirements are satisfactorily met but both Scalability and Availability requirements are not met. Note that the normalized latency time values are displayed in the graph and the corresponding actual values are displayed in table 4.

![Figure 5: Effect of Flat Model](image)

**Table 4: Effect of Flat Model**

<table>
<thead>
<tr>
<th>Performance (ms)</th>
<th>Scalability</th>
<th>Availability</th>
</tr>
</thead>
<tbody>
<tr>
<td>Target</td>
<td>160</td>
<td>1.8</td>
</tr>
<tr>
<td>Result</td>
<td>105</td>
<td>1.11</td>
</tr>
</tbody>
</table>

During the second iteration, the automation system searches for a base model that can improve scalability. Now the objective is to achieve both performance (that was obtained during the last iteration) and scalability.

**Table 5: Effect of Merging Flat Model with Pyramid Model**

<table>
<thead>
<tr>
<th>Performance (ms)</th>
<th>Scalability</th>
<th>Availability</th>
</tr>
</thead>
<tbody>
<tr>
<td>NIN=2</td>
<td>130</td>
<td>1.11</td>
</tr>
<tr>
<td>NIN=3</td>
<td>140</td>
<td>2.22</td>
</tr>
<tr>
<td>Target</td>
<td>160</td>
<td>1.8</td>
</tr>
</tbody>
</table>

During this demo, the system merges the two base models – Flat model and Pyramid model, and the results are as shown in Figure (6) and Table (5).
Values are computed using quality attribute models in the base model specification (See Appendix B).

As can be seen, as the internal nodes are increased, the scalability increases but affects both performance and availability. However, the performance requirements are met even though it takes higher value for $NIN = 3$. Thus, with this merging, both the performance and scalability requirements are met. The next iteration focuses on achieving availability. Note that Figure 6 shows normalized latency times while Table 5 has actual values.

Figure 6: Effect of Merging Flat Model with Pyramid Model

The third iteration starts by a search for a base model that can guarantee availability. During this demo, a base model called Gossip model was chosen and was merged with the existing design (that resulted from merging Flat model and Pyramid model). The results are shown in Figures (7,8) and Table (6).

The user can control the synthesis of the design. After each merger, the data regarding the quality attributes is displayed to the user. The user uses the data to understand the tradeoffs involved and makes the final decision about whether or not another design iteration is required. For example, he may choose the design after the 3rd iteration (See Figures 7, 8) with $NIN = 3$ and $NRM = 3, 4$ or 5 based on his interests.
8. Conclusion:

Techniques for design, design automation, and evaluation have been developed. The design automation technique can automatically produce \((n!)\) designs for \(n\) base models. Base models have been greatly simplified for the proof-of-concept study and sophistication must be added to represent real-time behavior. The mean values used for calculations and the benchmarks used have to represent domain information.

Appendix

Appendix A: Sample Requirements

Table 7: Sample Requirements Information for Sensors

<table>
<thead>
<tr>
<th>#</th>
<th>Parameter</th>
<th>Allowed values</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Function</td>
<td>Stress, Strain, Temperature, Pressure, etc.</td>
</tr>
<tr>
<td>2</td>
<td>Type</td>
<td>Fiber optic, piezoelectric, etc.</td>
</tr>
<tr>
<td>3</td>
<td>Data Read operation requirements</td>
<td></td>
</tr>
<tr>
<td></td>
<td>(a) Medium</td>
<td>Wired, Wireless</td>
</tr>
<tr>
<td>4</td>
<td>Networking</td>
<td>SINA, Wireless</td>
</tr>
<tr>
<td></td>
<td></td>
<td>No networking</td>
</tr>
<tr>
<td>5</td>
<td>Measurement range/value spec</td>
<td>Absolute values or Range</td>
</tr>
</tbody>
</table>

Appendix B: Base Model Specifications

Protocol specification: PYRAMID MODEL

Component Node (Bottom-level)
  - Input()
  - Process()
  - Send (Parent)

Component Intermediary
  - For all i
  - Receive (Child);
  - Process();
  - Send (Parent);

Component TL
  - For all i
  - Receive (Child);
  - Process();
  - Output();

Connector Conn1
  - For all Child
  - Connect (Intermediate, Child);
  - OR
  - Connect (TL, Child);

FORMULAS:

\[
LT = \text{TBL} + \text{TTL} + \text{TIN} + (\text{NBL} + \text{NIN}) \times \text{TTR}
\]

\[
A = (1-\text{PBL})^{\text{NBL}} \times (1-\text{PNT})^{\text{NNT}} \times (1-\text{PTL}) \times (1-\text{PIN})^{\text{NN}}
\]

\[
S = \frac{(\text{CAP} \times \text{IIR} - \text{NBL})}{\text{NBL}}
\]

NOTE: \(\text{IIR}\): iterator (Current number of levels considered)

Figure 9: Base Model Specification: Pyramid Model for Scalability
Appendix C: Merge Specifications

Merge specification: FLATPYRAMID MODEL

Change Component {
  Modify (FLAT.N, PYRAMID.Node);
  Create (Intermediary);
  Modify (FLAT.TL, PYRAMID.TL);
}

Change Connectors {
  Modify (Flat, Conn1);
}

Figure 11: Merge Specification: Flat Model + Pyramid Model

NOTE: All merge specifications are implemented in XML. Only a sample representation is shown in Figure (11) due to space constraints.

Appendix D: Weight Heuristics

Determination of number of Transducers & their positions:
1. Find $B_{\text{max}} = \max(BW_{\text{trans1}}, BW_{\text{trans2}}, ..., BW_{\text{transn}})$
2. Find $BUF_{\text{max}} = \max(BUF_{\text{trans1}}, BUF_{\text{trans2}}, ..., BUF_{\text{transn}})$
3. Find $WT_{\text{max}} = \min(WT_{\text{trans1}}, WT_{\text{trans2}}, ..., WT_{\text{transn}})$
4. For every type of sensing required {
   For every sensor, $s_j$ of the selected sensing type {
      Find $m$, number of sensing locations
      Find $r$, data rate of the sensor selected
      Find $m'$, number of sensors per transducer
      $m' = \text{floor}(BW_{\text{max}}/r)$
      While $(m' \times PBR \times 2 \geq BUF_{\text{max}})$
      $m' = m' - 1$;
      Find $T$, number of transducers required
      $T = \text{ceil}(m'/m)$
      $T_{\text{base}} = 0$ (Initialization)
   } (Contd.)
**Figure 12: Sample Weight Heuristic to select transducers**

NOTE: Weight heuristic principle: Select a sensor of the sum of its weight and the weights of the lightest instances of the other components satisfies the entire system's weight constraint. This principle is applied for every component.

**References**


