Filling the Assurance Gap on Complex Electronics

Richard A. Plastow
Science Applications International Corporation, Cleveland, Ohio

August 2007
Since its founding, NASA has been dedicated to the advancement of aeronautics and space science. The NASA Scientific and Technical Information (STI) program plays a key part in helping NASA maintain this important role.

The NASA STI Program operates under the auspices of the Agency Chief Information Officer. It collects, organizes, provides for archiving, and disseminates NASA's STI. The NASA STI program provides access to the NASA Aeronautics and Space Database and its public interface, the NASA Technical Reports Server, thus providing one of the largest collections of aeronautical and space science STI in the world. Results are published in both non-NASA channels and by NASA in the NASA STI Report Series, which includes the following report types:

- TECHNICAL PUBLICATION. Reports of completed research or a major significant phase of research that present the results of NASA programs and include extensive data or theoretical analysis. Includes compilations of significant scientific and technical data and information deemed to be of continuing reference value. NASA counterpart of peer-reviewed formal professional papers but has less stringent limitations on manuscript length and extent of graphic presentations.

- TECHNICAL MEMORANDUM. Scientific and technical findings that are preliminary or of specialized interest, e.g., quick release reports, working papers, and bibliographies that contain minimal annotation. Does not contain extensive analysis.

- CONTRACTOR REPORT. Scientific and technical findings by NASA-sponsored contractors and grantees.

- CONFERENCE PUBLICATION. Collected papers from scientific and technical conferences, symposia, seminars, or other meetings sponsored or cosponsored by NASA.

- SPECIAL PUBLICATION. Scientific, technical, or historical information from NASA programs, projects, and missions, often concerned with subjects having substantial public interest.

- TECHNICAL TRANSLATION. English-language translations of foreign scientific and technical material pertinent to NASA's mission.

Specialized services also include creating custom thesauri, building customized databases, organizing and publishing research results.

For more information about the NASA STI program, see the following:

- Access the NASA STI program home page at http://www.sti.nasa.gov
- E-mail your question via the Internet to help@sti.nasa.gov
- Fax your question to the NASA STI Help Desk at 301–621–0134
- Telephone the NASA STI Help Desk at 301–621–0390
- Write to:
  NASA Center for AeroSpace Information (CASI)
  7115 Standard Drive
  Hanover, MD 21076–1320
Acknowledgments

Thanks to the NASA Software Assurance Research Program which funded this research. Special thanks to Kalynnda Berens who developed the idea and initially assisted in the research. Finally, thanks to Phuoc Thai who assisted with the surveys and Anita Tenteris who proofread this paper.

Level of Review: This material has been technically reviewed by NASA expert reviewer.
Filling the Assurance Gap on Complex Electronics

Richard A. Plastow
Science Applications International Corporation
Brook Park, Ohio 44142

Abstract

Many of the methods used to develop software bare a close resemblance to Complex Electronics (CE) development. CE are now programmed to perform tasks that were previously handled by software, such as communication protocols. For example, the James Webb Space Telescope will use Field Programmable Gate Arrays (FPGAs), which can have over a million logic gates, to send telemetry. System-on-chip (SoC) devices, another type of complex electronics, can combine a microprocessor, input and output channels, and sometimes an FPGA for programmability. With this increased intricacy, the possibility of “software-like” bugs such as incorrect design, logic, and unexpected interactions within the logic is great.

Since CE devices are obscuring the hardware/software boundary, mature software methodologies have been proposed, with slight modifications, to develop these devices. By using standardized S/W Engineering methods such as checklists, missing requirements and “bugs” can be detected earlier in the development cycle, thus creating a development process for CE that can be easily maintained and configurable based on the device used.

Overview

As software and hardware merge into self adapting designs, how is correctness of their function assured? Complex Electronics is defined as neither hardware nor software but as “soft hardware”. What resides in them is not really software but a logic structure for a hardware device that was created by software. Quality Assurance is struggling with how to adequately deal with these “software-like” aspects. Currently, software methods are being used to develop this “Soft hardware“. Some problems and concerns with CE use are:

- Application Specific Integrated Circuits (ASICs) and FPGAs are used to avoid the rigors of the software assurance process which ultimately results in bypassing fundamental verifications.
- Complex Electronic devices are designed and programmed by electronic engineers (designers), often without quality assurance oversight or configuration management control of the designs. In addition, the development process may not be well defined or followed.
- ASICs, FPGAs, and SoC can contain embedded microprocessor cores with user-supplied software. They combine electronics and firmware onto one chip. The presence of the firmware (i.e., software) is not always obvious to assurance personnel.
- Hardware Designers now utilize high-level software languages (e.g., C, C++) to define complex electronic designs (in whole or in part).
- Hardware quality assurance personnel may not be fully cognizant of the functions, potential problems, and issues with these devices.
- Meaningful verification efforts require the person be knowledgeable about the complex electronic device and the tool suite used to create and implement the design.

The fast pace of technological change and the new uses of current technology are strong motivators to define acceptable assurance practices for complex electronics. Adaptive or reconfigurable computing, where computers, chips, or systems alter their functionality to adapt to changing applications, could be an assurance nightmare.

Software techniques, processes and checklists can help fill this assurance gap. Modern HDLs are derived from software languages with VHDL a derivative of ADA and Verilog based on C. This research proposes the uses of these software techniques in a hardware development setting. A large portion of the development process is software driven. The chip design is created in a Hardware Description Language (HDL). This design is then simulated, tested, and verified as software. A netlist is then created from this HDL and burned into the chip, creating the real hardware.

Complex Electronics

Is the Device Complex?

In the term complex electronics, complex is used to distinguish between simple devices, such as off-the-shelf Integrated Circuits (ICs) and logic gates, and complex user-creatable devices. A good rule of thumb to distinguish between simple and complex is, if the internal logic of the device has more than a few gates and connections, it is probably complex.

The Federal Aviation Administration (FAA) provides a definition in DO-254, “Design Assurance Guidance for Airborne Electronic Hardware” document: “A hardware item is identified as simple only if a comprehensive combination of deterministic tests and analysis appropriate to the design assurance level can ensure correct functional performance under all foreseeable operating conditions with no anomalous behavior. When an item cannot be classified as simple, it
should be classified as complex. An item constructed entirely from simple items may itself be complex.”

Firmware (which is essentially software stored on a read-only device) is not considered complex electronics. The most common definition of firmware is found in IEEE 610.12-1990: “The combination of hardware device and computer instructions and data that reside as read-only software on that device.”

Types of Complex Electronics

There are two types of Complex Electronics, programmable or designable integrated circuits. “Programmable” logic devices are programmed by the designer and range from simple chips to complex devices capable of being programmed on-the-fly. Some types of programmable devices are:

- Complex Programmable Logic Device (CPLD)
- Field Programmable Gate Arrays
- FPGA microprocessors/systems
- Reconfigurable computing

“Designable” logic devices are integrated circuits that are designed but not burned into the chip by the design engineer. The design is submitted to the manufacturer for implementation in the device. The ASIC and SoC are examples of a designable device.

With complex electronics, there is no defined standard for developing the software that is used to create the hardware. The design engineer will design to some electronic standard and local best practices. This can create a wide difference between the verifications done when the hardware is created, even in the same organization.

Using Software Processes on Hardware

Hardware development follows a process that is very similar to software development. Many of the proven software techniques used in software development/verification can be used with little or no modification on hardware. In the next sections, each phase of the development cycle will be discussed and comparisons will be made between hardware and software.

Classify the Device

As with any software project, classifying the criticality of the function(s) the chip will be performing is necessary. Two important questions need to be asked. Does the chip perform safety or mission critical functions? What are the consequences if it fails? Table 1 lists the criteria for each CE criticality. The quality assurance engineer should determine if the device in question falls within the High Criticality, based on the criteria listed. If the device does not meet the high criteria, the software quality assurance engineer should review the Moderate category. If the device does not meet the moderate criteria then the device should be classified as Low criticality.

<table>
<thead>
<tr>
<th>Criticality</th>
<th>Criteria</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>High</strong></td>
<td>• The complex electronics executes safety-critical functions</td>
</tr>
<tr>
<td></td>
<td>• The complex electronics executes mission-critical functions and is a single point of failure</td>
</tr>
<tr>
<td></td>
<td>• The design is expected to be highly complex</td>
</tr>
<tr>
<td></td>
<td>• The design is expected to have significant risk due to one or more of these factors:</td>
</tr>
<tr>
<td></td>
<td>o Unstable requirements</td>
</tr>
<tr>
<td></td>
<td>o Technical concerns with the chosen technology, such as power consumption, design size for the chip, timing, packaging, or operating frequency</td>
</tr>
<tr>
<td></td>
<td>o Highly innovative and untried design approach</td>
</tr>
<tr>
<td></td>
<td>o Highly aggressive schedule</td>
</tr>
<tr>
<td></td>
<td>o Inexperience of the design team</td>
</tr>
<tr>
<td><strong>Moderate</strong></td>
<td>• The complex electronics executes mission-critical functions but there is redundancy in the system</td>
</tr>
<tr>
<td></td>
<td>• The design is expected to be moderately complex</td>
</tr>
<tr>
<td></td>
<td>• The design is expected to have moderate risk due to one or more of these factors:</td>
</tr>
<tr>
<td></td>
<td>o Some requirements undefined or unstable</td>
</tr>
<tr>
<td></td>
<td>o Somewhat innovative and untried design approach</td>
</tr>
<tr>
<td></td>
<td>o Aggressive schedule</td>
</tr>
<tr>
<td></td>
<td>o Design team contains some inexperienced members</td>
</tr>
<tr>
<td><strong>Low</strong></td>
<td>The complex electronics is classified as Low if it does not fall into either of the above categories</td>
</tr>
</tbody>
</table>

Plan the Process

Once the criticality of the device is determined, the assurance process can be tailored based on that criticality. An assurance plan for the device listing pertinent information should be created. It should include the same type of information needed when software is being developed. This would include:

- Development system (tools) being used
- Configuration management system
- Training needed
- Problem tracking system
- Risk Management
- Device Criticality level
• Audits to be performed (Based on criticality)
• Reference and applicable documents

The plan should be reviewed by the complex electronics developer, the system engineer, quality assurance, and project management. Once approved, the Complex Electronics Assurance Plan will guide the assurance activities for the rest of the project life cycle. Like all project plans, the Complex Electronics Assurance Plan is a living document and should be reviewed and updated whenever any significant changes occur in the project.

Requirements

Like software, the requirements for complex electronics flow down from system and sub-system requirements; therefore, a requirements review should be done. Care must be taken to ensure the requirements meet the 3C’s: clear, concise, and confirmable. Table 2 shows the software techniques that can be utilized to verify the complex electronics requirements. Each activity is based on the determined device criticality.

<table>
<thead>
<tr>
<th>TABLE 2.—SOFTWARE TECHNIQUES FOR REQUIREMENTS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
</tr>
<tr>
<td>Requirements evaluation</td>
</tr>
<tr>
<td>Requirements review</td>
</tr>
<tr>
<td>Interface analysis</td>
</tr>
<tr>
<td>Traceability analysis</td>
</tr>
<tr>
<td>Reverse Engineering of Requirements</td>
</tr>
<tr>
<td>Modeling</td>
</tr>
</tbody>
</table>

Table 3 lists the other Assurance Activities/Techniques that can be performed throughout the development cycles based on the criticality of the complex electronic device. As an example, Fault Tree Analysis (FTA) allows the designer to note those critical areas and use additional care in the design of that area. The FTA aids in analysis of large and complex systems, and is particularly adept at representing and analyzing redundancy arrangements. In addition, common cause events are easily handled.

<table>
<thead>
<tr>
<th>TABLE 3.—ADDITIONAL ASSURANCE ACTIVITIES</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
</tr>
<tr>
<td>Risk analysis</td>
</tr>
<tr>
<td>Decision tables or trees</td>
</tr>
<tr>
<td>Fault Tree Analysis (FTA)</td>
</tr>
<tr>
<td>Failure Modes and Effects Analysis (FMEA)</td>
</tr>
</tbody>
</table>

Assurance techniques used for complex electronics are based on the needs of the project and should be updated as the device is developed and tested or changed.

Design Entry

The objective of assurance during design entry is to verify that the design correctly implements all the requirements designated.

The main design activities for complex electronics during the preliminary design phase are:

1. Create a high-level design description.
2. Identify major components, including third-party Intellectual Property (IP) modules or cores.
3. Feedback any derived requirements that result from the process to the requirements engineering process.
4. Resolve any omissions or errors in the requirements found during design entry.
5. Include reliability, such as Single Event Upset (SEU) protection, maintenance, and test features that are necessary to meet performance and quality requirements.
6. Ensure that testing performed will verify the requirements.
7. Identify constraints on other system elements as a result of this high-level design.

The assurance engineer should ask the following questions when evaluating the preliminary design:

- Is the CE design complete?
- Do all requirements trace to architectural blocks or functions?
- Are the requirements correctly implemented?
- Does the design contain functions that are not required?
• Does the design contain any internal inconsistencies or conflicts?
• Does the design conflict with any requirements or with another system element?
• Does the design clearly identify constraints on other system elements, and on the installation and operation processes?
• Is the quality of the design (documentation and Hardware Description Language (HDL) model) adequate for its usage?
• Will the design result in a testable system? Consider both physical access (e.g., test pins) and the ability to test modules within the device.
• Are special pins (e.g., mode pin on FPGA, Joint Test Action Group (JTAG) pins, no-connect pins) used correctly?
• If some requirements conflict (such as power consumption and performance speed), was a trade-off performed to determine the optimal levels for each requirement?
• Is the design flexible enough to accommodate anticipated requirements changes?
• Did the design follow the coding standard and design guidelines?

Verification performed by the vendor. What documentation exists for that verification? What additional testing needs to be performed?

IP module upgrades. If the vendor indicates that there is a problem with the IP module, how will that problem (and fix) be evaluated for the complex electronics?

At this point in the project life cycle, the design is just code modules developed in the selected HDL. Although HDL is not “real code”, many software assurance techniques can be utilized effectively. For example, as a risk mitigation step, using coding standards make the code more readable and upgradeable. Using a standard naming convention allows another design engineers to continue/modify the design with greater assurance of success. Preliminary design reviews provide alternate viewpoints of the current design and provide valuable feedback to the design engineer. Interface Analysis can be used to insure that all interfaces are correct and included in the design.

One example of a design assurance activity that is highly successful for software assurance is Change Impact Analysis (CIA). CIA should be performed for complex electronics to measure the impact of any planned HDL code change. This includes changes to fix problems encountered as well as enhancements.

If Commercial Off The Shelf (COTS) or IP cores/modules are used within the complex electronics, their design needs to be evaluated also. Areas to consider are:

• Functions within the IP module that will not be used.
• Interfaces (voltages, timing, signal characteristics, etc.)

If model is executable, simulations should be designed for nominal and error conditions

Use expert to evaluate design

Formal, with engineering expert

Detailed analysis, all interfaces. Includes timing

Trace from complex electronics requirements to design blocks and the reverse. Verify no functionality not covered by requirements

<table>
<thead>
<tr>
<th>Assurance Techniques for the Design Phase</th>
<th>Low</th>
<th>Moderate</th>
<th>High</th>
</tr>
</thead>
<tbody>
<tr>
<td>Simulation</td>
<td>Not performed</td>
<td>Not performed, or only performed on aspects that are in question</td>
<td>If model is executable, simulations should be designed for nominal and error conditions</td>
</tr>
<tr>
<td>Preliminary design evaluation</td>
<td>Evaluate design for compatibility with rest of system</td>
<td>Evaluate for compatibility, interfaces. Have expert evaluate important design areas.</td>
<td>Use expert to evaluate design</td>
</tr>
<tr>
<td>Preliminary design review (formal or informal)</td>
<td>Informal</td>
<td>Informal or Formal</td>
<td>Formal, with engineering expert</td>
</tr>
<tr>
<td>Interface analysis</td>
<td>Informal assessment</td>
<td>Focus on key interfaces and critical timing</td>
<td>Detailed analysis, all interfaces. Includes timing</td>
</tr>
<tr>
<td>Traceability analysis</td>
<td>Trace from requirements to design</td>
<td>Trace from complex electronics requirements to design blocks. Verify blocks correctly implement the requirements.</td>
<td>Trace from complex electronics requirements to design blocks and the reverse. Verify no functionality not covered by requirements</td>
</tr>
</tbody>
</table>
Design Testing

Testing is an activity that occurs during multiple phases of the development cycle. The initial design phase sees various components of the design developed and tested as individual pieces. Here it is important that the designer get the interfaces correct. Design reviews held using the Interface Control Document can prevent major problems later as the components are linked together in the detailed design phase. During the detailed design of the chip a test bench, a collection of simulated inputs and timing models, is used to test and verify the design. Test benches, often created by the designer, are not infallible. A review of the test plan, aka test bench, will help insure all requirements are tested. Simulation is used extensively during detailed design to verify the complex electronic design. Testing the actual chip during system verification can sometimes be an eye-opening experience.

Testing the programmed chip—individually and integrated onto a circuit board—are necessary steps in verifying the design. The assurance role during the testing phase is to ensure that the tests are adequate to verify the requirements. Beyond that, good assurance engineers help the project define tests that exercise the system, or system element, in various situations, including fault and failure conditions. Functional and Physical Configuration Audits should be performed on the device. Figure 1 shows the flow through the various tests performed.

Creation of a test plan is an important part of chip verification and should not be omitted. This plan should be used to insure all chip requirements have been tested. The plan should include more than “test for success” items. Test cases should include expected faults, all known error conditions, and missing inputs. During the design phase testing, faults should be injected into the simulations to insure they are handled gracefully.

Conclusions

Complex electronics development follows a design cycle very similar to software. Modern HDLs are derived from a software language with VHDL a derivative of ADA and Verilog based on C. With such a close tie to software, it is a logical step to use software methods. The software development community offers many tools that can streamline the development of complex electronics while enhancing the quality of the device.

Software techniques such as change impact analysis and fault tree analysis provide a way to better understand and verify the CE design. Requirements reviews can assure that requirements are complete, concise, and confirmable. Design reviews using software like coding standards will verify the HDL is correct, understandable and modifiable. Software-like methods can be used within all design phases to develop the final product. As software and hardware merge into self adapting designs, this interdisciplinary approach provides a way to insure design quality in the future.

Future Work

This work focused on the use of software quality assurance techniques and checklists with FPGAs. Future research will focus on verifying these techniques and checklists on other types of complex electronic devices such as SoCs and ASICs. In addition, more research is needed for reconfigurable computing to determine the most appropriate approach to device verification.

References

1. Federal Aviation Administration (FAA) Software Considerations in Airborne Systems and Equipment Certification document DO-178B
2. FAA Design Assurance Guidance for Airborne Electronic Hardware document DO-254
3. NASA Software Assurance Standard STD-8739.8
4. NASA Software Engineering Requirements NPR 7150.2
**Title and Subtitle:**
Filling the Assurance Gap on Complex Electronics

**Performing Organization:**
Science Applications International Corporation
21000 Brookpark Road
Brook Park, Ohio 44142

**Abstract:**
Many of the methods used to develop software bear a close resemblance to Complex Electronics (CE) development. CE are now programmed to perform tasks that were previously handled by software, such as communication protocols. For example, the James Webb Space Telescope will use Field Programmable Gate Arrays (FPGAs), which can have over a million logic gates, to send telemetry. System-on-chip (SoC) devices, another type of complex electronics, can combine a microprocessor, input and output channels, and sometimes an FPGA for programmability. With this increased intricacy, the possibility of “software-like” bugs such as incorrect design, logic, and unexpected interactions within the logic is great. Since CE devices are obscuring the hardware/software boundary, mature software methodologies have been proposed, with slight modifications, to develop these devices. By using standardized S/W Engineering methods such as checklists, missing requirements and “bugs” can be detected earlier in the development cycle, thus creating a development process for CE that can be easily maintained and configurable based on the device used.

**Subject Terms:**
Complex electronics; Firmware; Software; Assurance; Safety; Programmable; ASIC; FPGA; SoC; Process

---

### REPORT DOCUMENTATION PAGE

<table>
<thead>
<tr>
<th>Field</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Form Approved</strong></td>
<td>OMB No. 0704-0188</td>
</tr>
<tr>
<td>The public reporting burden for this collection of information is</td>
<td>estimated to average 1 hour per response, including the time for</td>
</tr>
<tr>
<td>including the time for reviewing instructions, searching existing</td>
<td>reviewing the collection of information. Send comments regarding</td>
</tr>
<tr>
<td>data sources, gathering and maintaining the data needed, and</td>
<td>this burden estimate or any other aspect of this collection of</td>
</tr>
<tr>
<td>completing and reviewing the collection of information. Send</td>
<td>information, including suggestions for reducing this burden, to</td>
</tr>
<tr>
<td>comments regarding this burden estimate or any other aspect of this</td>
<td>Department of Defense, Washington Headquarters Services, Directorate</td>
</tr>
<tr>
<td>collection of information, including suggestions for reducing this</td>
<td>for Information Operations and Reports (0704-0188), 1215 Jefferson</td>
</tr>
<tr>
<td>burden, to Department of Defense, Washington Headquarters Services,</td>
<td>Davis Highway, Suite 1204, Arlington, VA 22202-4302. Respondents</td>
</tr>
<tr>
<td>Directorate for Information Operations and Reports (0704-0188),</td>
<td>should be aware that notwithstanding any other provision of law, no</td>
</tr>
<tr>
<td>1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302.</td>
<td>person shall be subject to any penalty for failing to comply with</td>
</tr>
<tr>
<td>Respondents should be aware that notwithstanding any other</td>
<td>a collection of information if it does not display a currently valid</td>
</tr>
<tr>
<td>provision of law, no person shall be subject to any penalty for</td>
<td>OMB control number.</td>
</tr>
<tr>
<td>failing to comply with a collection of information if it does not</td>
<td>PLEASE DO NOT RETURN YOUR FORM TO THE ABOVE ADDRESS.</td>
</tr>
<tr>
<td>display a currently valid OMB control number.</td>
<td></td>
</tr>
</tbody>
</table>

**1. Report Date (DD-MM-YYYY):** 01-08-2007
**2. Report Type:** Final Contractor Report
**3. Dates Covered:** (From - To)

**4. Title and Subtitle:** Filling the Assurance Gap on Complex Electronics

**5. Author:** Plastow, Richard, A.

**6. Performers/Performing Organization Name(s) and Address(es):**
Science Applications International Corporation
21000 Brookpark Road
Brook Park, Ohio 44142

**8. Performing Organization Report Number:** E-16173

**9. Sponsoring/Monitoring Agency Name(s) and Address(es):**
National Aeronautics and Space Administration
Washington, DC 20546-0001

**10. Sponsoring/Monitoring Agency Acronym(s):** NASA


**12. Distribution/Availability Statement:** Unclassified-Unlimited
Subject Categories: 33, 38, and 61
Available electronically at http://gltrs.grc.nasa.gov
This publication is available from the NASA Center for AeroSpace Information, 301-621-0390

**13. Supplementary Notes:**

**14. Abstract:**

Many of the methods used to develop software bear a close resemblance to Complex Electronics (CE) development. CE are now programmed to perform tasks that were previously handled by software, such as communication protocols. For example, the James Webb Space Telescope will use Field Programmable Gate Arrays (FPGAs), which can have over a million logic gates, to send telemetry. System-on-chip (SoC) devices, another type of complex electronics, can combine a microprocessor, input and output channels, and sometimes an FPGA for programmability. With this increased intricacy, the possibility of “software-like” bugs such as incorrect design, logic, and unexpected interactions within the logic is great. Since CE devices are obscuring the hardware/software boundary, mature software methodologies have been proposed, with slight modifications, to develop these devices. By using standardized S/W Engineering methods such as checklists, missing requirements and “bugs” can be detected earlier in the development cycle, thus creating a development process for CE that can be easily maintained and configurable based on the device used.

**15. Subject Terms:**
Complex electronics; Firmware; Software; Assurance; Safety; Programmable; ASIC; FPGA; SoC; Process

**16. Security Classification of:**

<table>
<thead>
<tr>
<th>Field</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>a. Report</td>
<td>U</td>
</tr>
<tr>
<td>b. Abstract</td>
<td>U</td>
</tr>
<tr>
<td>c. This Page</td>
<td>U</td>
</tr>
</tbody>
</table>

**17. Limitation of Abstract:**
UU

**18. Number of Pages:** 11

**19. Name of Responsible Person:**
STI Help Desk (email: help@sti.nasa.gov)

**19b. Telephone Number (include area code):**
301-621-0390

Standard Form 298 (Rev. 8-98)
Prescribed by ANSI Std. Z39-18