The present invention is a video display device that utilizes the novel concept of generating an electronically controlled pattern of electron emission at the output of a segmented photocathode. This pattern of electron emission is amplified via a channel plate. The result is that an intense electronic image can be accelerated toward a phosphor thus creating a bright video image. This novel arrangement allows for one to provide a full color flat video display capable of implementation in large formats. In an alternate arrangement, the present invention is provided without the channel plate and a porous conducting surface is provided instead. In this alternate arrangement, the brightness of the image is reduced but the cost of the overall device is significantly lowered because fabrication complexity is significantly decreased.

11 Claims, 6 Drawing Sheets
SEGMENTED COLD CATHODE DISPLAY PANEL

ORIGIN OF THE INVENTION

The invention described herein was made by an employee of the United States Government and may be manufactured and used by or for the Government for governmental purposes without the payment of any royalty thereon or therefor.

1. Technical Field

The present invention relates to large-format video display panels and more particularly to video display panels employing cold cathodes.

2. Background Art

Several emerging technologies, primarily among them the high definition television (HDTV, or Hi-Vision, in Japan) initiative and the "home theater" concept, as well as more specialized applications such as flight simulation, have generated demand for high-quality large-area video displays, especially at consumer product pricing levels. Features desirable for these applications include high contrast, wide video angle, sunlight readability, color quality, and long operating lifetime. It is further desirable to provide these attributes in a package that is thin, flat, low volume, rugged, lightweight, and requires minimal electric power.

While cathode ray tubes (CRTs) have been the traditional technology for converting electrical signals into visual imagery, the fact that the image is written with a beam of electrons emanating from a single electron gun source and steered in a raster scan by intermediary deflection requires significant size in the depth dimension, orthogonal to the plane of the display. This configuration, in conjunction with the envelope area which must withstand atmospheric pressure against an internal vacuum, causes CRTs to be heavy and cumbersome and impractical commercially above the current maximum 50-inch diagonal measure.

Responding to this demand has been challenging for a number of reasons. Flat panel technologies which serve for smaller displays, such as active matrix liquid crystal technology, are inadequate for larger formats because of the limited luminance they can provide which is further diminished by large phosphors used for large displays. Vacuum fluorescent displays are deficient in color capability. Field emission display (FED) technology for converting electrical signals into visual imagery is severely limited by the cathode ray tube manufacturing process. The primary limitation is the large number of deflector plates necessary to convert a single electron beam into a defined pattern of electron emitting pixels. In contrast, the invention described herein employs cold cathodes, allowing a single electron gun source and aareal light emitting surface to generate an image on a phosphor faceplate. The cathode segment(s) are addressed by a pattern of control grids which are oriented in a plane parallel to the cathode plane of the display. This configuration, in conjunction with the use of an areal light emitting surface, allows for the generation of a display having high luminance, high contrast, wide video angle, and long operating lifetime.

It is also an object of this invention to provide an improved flat panel video display capable of high luminance and color quality and low cost.

As is well known in the art, electron beams having a large cross section relative to the cathode dimensions are capable of generating an image which can be intensified at the output faceplate by an imaging screen. Aareal light emitting surface produces a light flux at the output faceplate which is significantly higher than that produced by a single cathode beam source. Moreover, as is also well known in the art, cathode ray tubes require a multiplicity of deflector plates to achieve high resolution, further decreasing the display depth and the projection depth of images generated. Thus, the invention teaches that, rather than inducing a pattern of electron emission by impressing a video image, an electronically controlled pattern of electron emission may be generated at the output of a segmented photocathode and an orthogonal array of control grids. By amplifying this pattern of electron emission by means of a proximity focussed channel plate coupled with electron acceleration, an intense electronic image can be impressed upon a phosphor thereby creating a bright video image.

STATEMENT OF THE INVENTION

Accordingly it is an object of this invention to provide a new and improved flat panel video display.

A further object of this invention is to provide an improved flat panel video display capable of implementation in large formats.

It is still a further object of this invention to provide an improved flat panel video display which is thin.

It is also an object of this invention to provide an improved flat panel video display which is lightweight.

Another object of this invention is to provide an improved flat panel video display having high luminance.

It is an additional object of this invention to provide an improved flat panel video display having a full color capability.

Yet another object of this invention is to provide an improved flat panel video display which efficiently converts consumed power to optical luminance.

It is still a further object of this invention to provide an improved flat panel video display requiring low voltage control.

It is still a further object of this invention to provide an improved flat panel video display which is of low complexity and low cost.

SUMMARY OF THE INVENTION

The above and other objects of the present invention are achieved by providing a display tube having an evacuated envelope with a substantially flat output faceplate and rear wall which is substantially parallel to the output faceplate, a photocathode composed of parallel segments which lie in a plane parallel to and inside the rear wall, and electron control grids which are oriented in a plane parallel to the cathode but in a direction orthogonal to the cathode segments, so that pixels are defined by jointly addressing a combination of a cathode segment and a control grid. The display tube also contains an areal light source to illuminate the photocathode, and one or more phosphors parallel to and inside the output faceplate, with a phosphor electrode interior to the phosphor, and a channel plate located between the control grid plane and the phosphor electrode, to amplify the flux of electrons which impinge upon the phosphors and generate a video image.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a cross sectional view of the invention along a vertical axis.

FIG. 2 is a view of the photocathode array looking toward the input window.

FIG. 3 is a view of the control grid array looking toward the photocathode gate array and input window.

FIG. 4 is a cross sectional view of the invention along a horizontal axis illustrating, schematically, the operation of the invention.
FIG. 5 illustrates a simplified block diagram of the control circuitry of the invention.

FIG. 6 shows an alternate embodiment of a present invention.

DETAILED DESCRIPTION OF THE INVENTION

Referring to FIGS. 1 through 3, wherein like reference numerals designate identical or corresponding parts, and more particularly to FIG. 1, a cross-sectional view of the preferred embodiment of the invention along a vertical axis is presented. A flat-panel display, generally shown as number 10, has an evacuated vacuum region 12 confined by output faceplate 14, input window 16, and housing 18. Housing 18 encloses vacuum region 12 via housing components 20 and 22 and remaining two sides (not shown). Output faceplate 14 and input window 16 are planar, parallel to each other, and rectangular in shape, and in the preferred embodiment, both are made of glass or other transparent material. Output faceplate 14 and input window 16 have substantially the dimensions of the video image (not shown) which is seen by the viewer (not shown) through output faceplate 14 as the illumination of phosphor 24. The image size is typically at least 50 inches diagonal, but may be smaller or even much larger, as dictated by the application. The advantages of the invention are compounded as the image (not shown) and could range from purposes. The size of the pores be smaller than 0.03 millimeter. As shown in FIG. 2, photocathodes 28 are configured as rectangular segments 28, 28a, 28b, . . . each as long as the full width channel plate 32 and as wide as one pixel of the display image, typically 1 millimeter. Photocathodes 28 are disposed parallel to each other in a plane parallel to input window 16. Referring again to FIG. 1, photocathodes 28 are shown disposed horizontally, by way of example, though their actual orientation is a matter of design choice. Suitable photocathode material includes trialkali such as NaK3Sb:C (S-20) or bialkali NaK5Sb or any transparent photocathode that exhibits visible wavelength sensitivity electron transmission. Channel plate 26, the required light level necessary for photocathode emission is quite low. An electro-luminescent panel with a typical brightness of 0.2 mw/cm² will provide excessive excitation to the photocathode material. A neutral density filter 64 deposited on the input window will be required to reduce light levels to a level appropriate for operating the photocathode at or near its saturation levels. Excessive light levels will damage the photocathodes.

Referring again, to FIG. 1, control grids 34 serve to control the flow of electrons 50 from photocathodes 28 where the electrons 50 are emitted, to channel plate 32 where electrons 50 are amplified. Control grids 34 are disposed parallel to each other, and, as a group, are disposed orthogonally to the direction of photocathodes 28. Since photocathodes 28 are shown disposed horizontally by way of example, control grids 34 would be disposed vertically. The number of control grids 34 corresponds, in this case, to the number of columns of pixels in the resultant display image (not shown) and could range from 512 to 2048. Bias voltages are applied between horizontal gate leads 46, 46a, 46b, . . . (shown in FIG. 2), which are in electrical contact, one-for-one, with photocathodes 28, and vertical gate leads 48, 48a, 48b, . . . (shown in FIG. 3), which are in electrical contact, one-for-one, with control grids 34. Bias voltages on control grids 34 may be varied continuously between the limits of a complete cut-off of electron flow to allowing all electrons to pass through a particular control grid 34 to channel plate 32. Control grids 34 may be shaped as triangles, as shown in FIG. 3, or may also be single or multiple wires, shaped pieces of metal, or deposited metal film on a substrate (not shown).

Channel plate 32 employs electron multiplying technology well known to the art such as is used in image intensifiers or night viewers. By providing for multiple collisions between electrons 50 and surfaces 44 which emit secondary electrons, gains of 10⁶ to 10⁷ or more in the flux of electrons 50 may be achieved. Surfaces 44 are processed in a manner known to the art which provides a mechanism for secondary electron transmission. Channel plate 32 is a planar glass matrix, of thickness approximately 400 millimeters, containing equally spaced pores 40 for passage of electrons 50 between photocathodes 28 and phosphor electrode 36. Output 62 of channel plate 32 is maintained at a potential of typically 1000 volts with respect to input 60 of channel plate 32. Pores 40 are arrayed in a matrix with the number of rows equal to the number of photocathodes 26, and the number of columns equal to the number of control grids 34. Each pore 40 corresponds to a pixel of the resultant display image (not shown). The size of the pores 40 determines the relative throughput of electrons 50, while the spacing between the pores 40 determines the resolution of the resultant display image (not shown). It is for pore size in the range of 1 millimeter diameter that the invention provides a great advantage over standard PFCITI designs, where typical PFCITI pore sizes are smaller than 0.03 millimeter. Methods of fabricating channel plate 32 are known to the art, and include, as an example, the close-packed stacking of optical fibers and subsequent wet etching of the low-index cores of the optical fibers. Pores 40 of channel plate 32 are

exterior to input window 16 is shown in FIG. 2 as seen from the plane containing forward-facing surfaces 30 of photocathodes 28 looking back toward input window 16 and areal light source 26. Areal light source 26 may be an electro-luminescent panel, however other means of distributing uniform illumination over the area of photocathodes 28 will serve the purpose of areal light source 26. For typical visible wavelength photocathodes (i.e. S-20), the required light level necessary for photocathode emission is quite low. An electro-luminescent panel with a typical brightness of 0.2 mw/cm² will provide excessive excitation to the photocathode material. A neutral density filter 64 deposited on the input window will be required to reduce light levels to a level appropriate for operating the photocathode at or near its saturation levels. Excessive light levels will damage the photocathodes.
oriented at an angle with respect to the normal 42 of channel plate 32, which is also the direction in which electrons 50 are accelerated away from forward-facing surfaces 30 of photocathodes 28, so that successive collisions of electrons 50 with surfaces 44 of pores 40 result in secondary emission and thus multiplication of the number of electrons 50. Other channel plate geometries such as the use of curved pores 40 are known to the art and may be applied in the practice of the invention.

Channel plate 32 is disposed within a distance of approximately 1/6d to 1 millimeter of control grids 34, a small distance on the scale of the width of the photocathodes 28, the diameter of pores 40, and of pixel size of the display image (not shown). This proximity prevents the spreading of electrons 50 due to their mutual electrostatic repulsion, and auxiliary focusing means are not required. By virtue of this proximity focusing, the invention provides for small thickness of flat-panel display 10 and achieves a large weight advantage over the prior art technologies in which electron beam forming is required. An additional advantage is that low voltages and conventional semiconductor circuits can be used to control the flow of electrons 50.

Now referring to FIG. 6, an alternative embodiment of the invention is identical in other respects to the preferred embodiment, except that no channel plate 32 is provided. The channel plate 32 is replaced with a porous conducting surface or plate 32a that would be at the same potential as the input surface of the channel plate 32 if it were present. The purpose of this plate is to provide an equipotential plane for the control grids 34 and photocathodes 28 to be referenced against. Conducting surface 32a includes a thin plate with holes (not shown) for electron transmission. Conducting surface 32a may alternately include a wire mesh surface (not shown). It should be sufficiently porous so as to minimize absorbing electrons emitted by photocathodes 28 as they pass on their way to phosphor 24. Since the absence of channel plate 32 removes the means for multiplying the number of electrons 50 accelerated toward phosphor 24, the brightness of the resultant display is limited to the number of electrons 50 which photocathodes 28 are capable of emitting. While fabrication complexity is greatly reduced by not providing channel plate 32, the low-brightness display will have a more limited application than will the preferred embodiment.

Regarding mechanical support. Smaller tubes can provide their support by pre-stressing the glass envelopes such that after assembly, the inside surface of the glass will change from curved to flat. Larger display tubes will require some form of mechanical support from within the display tube body. Ceramic support structures are preferred since these supports will have approximately 25,000 volts placed across their end points. The size of these supports will be comparable to the size of a single pixel (about 1 mm in diameter). The frequency of placement of these supports is determined by the thickness of the input and output windows. Each support will result in the loss of 1 to 2 pixels on the display screen. The location of the support will be between adjacent control grids and extend between the interior faces of the input and output windows. The control grid structure will be contiguous and uninterrupted by the support structure. The channel plate will have cutouts of appropriate size to accommodate the support structure.

In an alternative embodiment, two or more channel plates 32 may be stacked, parallel to one another, to provide increased amplifications of the number of electrons 50 accelerated toward phosphor 24, thereby enhancing the brightness of the resultant display. Also, the channel plate may be of discrete dynode manufacture, vs. the grid-based channel plate as described in the preferred embodiment.

The principle of operation of the invention is more fully elucidated with reference to FIG. 4. Photocells 52, emanating in a diffuse and even flux from arc light source 26, are depicted as wavy arrows illuminating photocathodes 28 via input window 16. In response to illumination, photocathodes 28 emit electrons 50, depicted as circles. By virtue of a bias voltage of approximately 20 volts on input 60 of channel plate 32, as referenced to photocathodes 28, electrons 50 are accelerated toward input 60 of channel plate 32. The manner in which control grids 34, 34a, and 34b, regulate the brightness of corresponding image pixel elements 25a, 25b, and 25c, is illustrated by successive references to FIG. 6. Pixel element 25 corresponds to the pair of photocathode 28 and control grids 34a. Control grid 34a has been biased virtually to cutoff through application of a voltage close to −30 volts with respect to photocathode 28 such that only the odd electron 50, is attracted from photocathode 28 to input 60 of channel plate 32. Only a few electrons 54a, constituting the dark current, flow, under conditions of cutoff bias, from output 62 of channel plate 32 to phosphor electrode 36. Similarly, the number of photons 56a emitted by phosphor 24 is small, allowing substantial contrast between dark image pixel element 25a and illuminating image pixel elements 25b and 25c.

Control grid 342 has been biased for intermediate gain by application of a voltage less negative than the voltage applied to control grid 34a. Consequently, a higher number of electrons 50a is attracted to input 60 of channel plate 32. Electrons 502 are multiplied inside pore 40 of channel plate 32 so that an amplified stream of electrons 54, is accelerated toward phosphor electrode 36 and bombards phosphor 24 causing phosphor 24 to glow and emit photons 56, at image pixel element 25a.

As a final example, control grid 34d, has been biased for high gain by application of a voltage substantially less negative than the voltage applied to control grid 34a. Consequently, a still higher number of electrons 50a, are attracted to input 60 of channel plate 32. Electrons 50d, are multiplied inside channel plate 32 to nearly saturation so that an amplified stream of electrons 54a, is accelerated toward phosphor electrode 36 and bombards phosphor 24 causing phosphor 24 to glow and emit photons 56a, at image pixel element 25a.

The method of displaying an image is now described with reference to the electronic block diagram of the control circuitry shown in FIG. 5. Fixed voltages are applied to segmented cold cathode display panel 80 by power supply 82. In particular, input 60 and output 62 of channel plate 32 (shown in FIG. 4) are biased, respectively, at voltages of approximately 20 volts and 1000 volts, where the potential is stated with respect to ground (not shown). Phosphor electrode 36 (shown in FIG. 4) is maintained at a potential of approximately 24,000 volts with respect to ground.

Photocathode scanning circuits 84 sequentially enable successive photocathodes 28, one at a time via connections 85a, 85b, 85c, . . . , by increasing the value of their negative bias with respect to the channel plate input voltage. Photocathodes 28 are enabled at the horizontal line rate. For a non-interlaced (60 frames/second, 525 photocathode segments) NTSC system, a single photocathode would be enabled for 31.75 microseconds every frame. This scanning process is synchronized to the video signal by means of both vertical sync input 86 and horizontal sync input 94.

In the preferred embodiment, control grid circuitry 90 is made up of a single line charge coupled device (not shown).
and a number of output stages (not shown) corresponding to the number of control grids 34. This allows video data received via video input 92 to be prepared, line by line, and converted to voltages which are applied, via connections 91, 912, 913, . . . concurrently to control grids 34 corresponding to an entire photocathode 28. Horizontal sync input 94 maintains the synchronization of this process with the video signal.

In order to display a video image (not shown) in full color, a striped output phosphor 24 (shown in FIG. 4) is employed, such as the common Trinitron™ style phosphor. Control grid circuitry 90 is correspondingly adapted, through incorporation of three charged coupled devices (not shown) to provide control voltages to interleaved control grids 34, as would be apparent to one skilled in the art.

Obviously, many modifications and variations of the present invention are possible in light of the above teachings. It is therefore to be understood that within the scope of the appended claims the invention may be practiced otherwise than as specifically described.

I claim:
1. A display tube, comprising:
   an evacuated envelope having a substantially flat output faceplate;
   a rear wall substantially parallel to said output faceplate;
   a plurality of electron emitters comprising a plurality of segmented photocathodes wherein said plurality of electron emitters are substantially parallel and interior to said rear wall;
   at least one channel plate having a plurality of pores for multiplying said electrons;
   a plurality of control grids disposed in a plane parallel to said front and said rear walls and oriented in a direction orthogonal to said electron emitters; and an electronic control means for setting component voltages to create a display image in response to a video signal.

2. The display tube of claim 1 further including a porous conducting surface for providing an equipotential plane for said control grids.
3. The display tube of claim 1 further including an areal light source substantially parallel to said photocathode.
4. The display tube of claim 3, wherein said areal light source is an electro-luminescent panel.
5. The display tube of claim 1 wherein said rear wall is substantially transparent.
6. The display tube of claim 5 wherein said areal light source is exterior to said rear wall.
7. The display tube of claim 1 wherein said phosphor plate includes phosphors of a plurality of colors.
8. The display tube of claim 5 wherein said supporting means include structural partitions.
9. The display tube of claim 8 wherein said supporting means is substantially thin.
10. The display tube of claim 8 wherein said supporting means include a single line charge coupled device with an output associated with each of said control grids.

* * * * *