A method for predicting the SEU susceptibility of a standard-cell D-latch using an alpha-particle sensitive SRAM, SPICE critical charge simulation results, and alpha-particle interaction physics. A technique utilizing test structures to quickly and inexpensively characterize the SEU sensitivity of standard cell latches intended for use in a space environment. This bench-level approach utilizes alpha particles to induce upsets in a low LET sensitive 4-k bit test SRAM. This SRAM consists of cells that employ an offset voltage to adjust their upset sensitivity and an enlarged sensitive drain junction to enhance the cell's upset rate.
\[ V_{DD} = 5V \]

**Fig. 1**

**Fig. 2**
FIG. 4

OFFSET VOLTAGE, $V_O$ (V)

CRITICAL CHARGE, $Q_C$ (fC)

$C_{UL} = 850 \text{fC/V}$

$V_{OSS} = 1.80 \text{V}$

$V_{OPL} = 2.4 \text{V}$

$C_{US} = 56 \text{fC/V}$

FIG. 5

OFFSET VOLTAGE, $V_O$ (V)

UPSET RATE, $R$ (sec$^{-1}$)

PERIPHERAL HIT REGION

$\alpha$-PARTICLE RESPONSE

SPONTANEOUS RESPONSE

$V_{om} = 1.80 \text{V}$

$V_{op} = 2.78 \text{V}$
FIG. 6

- Energy, E (MeV)
- Source flux, \( \phi \) (cm\(^{-1}\) sec\(^{-1}\))
- Critical charge, QcFc

- SRAM cell voltage:
  - \( V_{om} = 1.8 \) V
  - \( V_{op} = 2.78 \) V

- SRAM spontaneous density, n (No. cells at trip point)

- Measured upset rate, R (sec\(^{-1}\))

- Offset voltage, \( V_o \) (V)

- Parameters:
  - \( \delta V_o = 0.98 \) V
  - \( V_n \sigma = 0.011 \) V
  - \( V_o \sigma = 0.07 \) V
\begin{align*}
E_0 &= 5.476 \pm 0 \text{ MeV} \\
\delta X_1 &= 1.59 \mu \text{m} \\
E_1 &= 4.75 \pm 0.057 \text{ MeV} \\
\delta X_2 &= 508 \mu \text{m} \\
E_2 &= 4.70 \pm 0.057 \text{ MeV} \\
\delta X_3 &= 7.59 \mu \text{m} (\ast 4.3 \mu \text{m}) \\
E_3 &= 3.46 \pm 0.076 \text{ MeV} \\
\delta X_4 &= 6.09 \mu \text{m} (\ast\ast 6.13 \mu \text{m}) \\
E_4 &= 2.23 \pm 0.087 \text{ MeV} \\
\delta X_5 &= 8.01 \mu \text{m} \\
E_5 &= 0
\end{align*}

**FIG. 7**

**FIG. 8**
FIG. 9

FIG. 10
$C_u = \frac{dQ_c}{dV_o} = 56 \text{ fC/V}$

$V_{os\mu} = 1.8 \text{ V}$

**FIG. 11**
FIG. 12

LL-MSX DATA (NO6J)
VDD = 5 V

$N_t = 4096$

SPONTANEOUS

4.7 MeV ALPHA

1.0 MeV PROTON

0.55 MeV PROTON

OFFSET VOLTAGE, $V_o$ (V)

NO. FLIPPED CELLS
<table>
<thead>
<tr>
<th>Proton source</th>
<th>1.0 MeV</th>
<th>0.55 MeV</th>
</tr>
</thead>
<tbody>
<tr>
<td>Au Scattering Foil</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( \delta X_1 = 1.20 )</td>
<td></td>
<td>( \delta X_1 = 1.20 )</td>
</tr>
<tr>
<td>( E_1 = 1.00 \pm 0.012 )</td>
<td></td>
<td>( E_1 = 0.55 \pm 0.012 )</td>
</tr>
<tr>
<td>( \delta X_2 = 0 )</td>
<td></td>
<td>( \delta X_2 = 0 )</td>
</tr>
<tr>
<td>( E_2 = 1.00 \pm 0.012 )</td>
<td></td>
<td>( E_2 = 0.55 \pm 0.012 )</td>
</tr>
<tr>
<td>Si Over Layer</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( \delta X_3 = 4.32 )</td>
<td></td>
<td>( \delta X_3 = 4.32 \pm 0.18 )</td>
</tr>
<tr>
<td>( E_3 = 0.809 )</td>
<td></td>
<td>( E_3 = 0.237 \pm 0.027 )</td>
</tr>
<tr>
<td>Si Collection Layer</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( \delta X_4 = 6.64 \pm 0.42 )</td>
<td></td>
<td>( \delta X_4 = 0 )</td>
</tr>
<tr>
<td>( E_4 = 0.443 \pm 0.038 )</td>
<td></td>
<td>( E_4 = 0 )</td>
</tr>
</tbody>
</table>

\( \delta X \) in \( \mu \text{m} \) and \( E \) in MeV.

**FIG. 13**
FIG. 14
FIG. 15

- $Q_{cp} = 10.47 \text{ fC}$
- $\delta x = 4.32 \mu m$
- $3.85 \text{ fC/\mu m}$
- $EOR = 6.41 \mu m$
FIG. 16

1.0 MeV PROTON

$Q_{cp} = 16.18 \text{ fC}$

$\delta X3 = 4.32 \mu m$

$\delta X4 = 6.64 \mu m$

$3.125 \text{ fC/\mu m}$
METHOD FOR CHARACTERIZING THE UPSET RESPONSE OF CMOS CIRCUITS USING ALPHA-PARTICLE SENSITIVE TEST CIRCUITS

ORIGIN OF INVENTION

The invention described herein was made in the performance of work under a NASA Contract, and is subject to the provisions of Public Law 96-517 (35 USC 202) in which the Contractor has elected to retain title.

CROSS-REFERENCE TO RELATED APPLICATIONS

The present application is a continuation-in-part of U.S. patent application Ser. No. 07/672,705, filed on Mar. 19, 1991, now U.S. Pat. No. 5,331,164.

TECHNICAL FIELD

The present invention relates to bench-level assessment of digital IC sensitivity to SEU upsets and more specifically to a method for predicting the SEU susceptibility of a standard-cell D-latch using an alpha-particle sensitive SRAM, SPICE critical charge simulation results, and alpha-particle interaction physics.

BACKGROUND ART

The trend in electronic components has lead to the development of integrated circuits (ICs) that have higher operating frequencies and require less power per gate. This has been achieved in part by a reduction in the feature sizes that make up the transistors and wires that comprise the ICs. As a consequence, the amount of charge that is required to store a bit of information is about one-tenth of a pico-coulomb (pC), or about 600,000 electrons. Because the amount of charge is so small, cosmic rays can deposit enough charge in an IC to cause a single-event upset (SEU) and alter the state of the memory bit.

The importance of cosmic rays on the performance of integrated circuits in a space environment is evident in the upset rates of various satellites and spacecraft. For example, the Tracking and Data Relay satellite experiments a single event upset per day, which must be corrected from the ground. Such adverse experiences have caused a re-design of spacecraft, such as the Galileo spacecraft. The characterization of digital ICs to heavy ion induced upsets is essential for qualifying their use in critical systems to be used on spacecraft. This characterization usually requires evaluations at an ion source, such as a cyclotron. Such evaluations are time consuming, expensive and error prone. In recent years, laser pulses have been proposed as substitutes for the heavy ion sources. However, the laser simulations are limited by metal layers that frequently block the laser pulses from SEU-sensitive nodes and by the complexity of the ion-phonon calibrations. The solution to the single event upset problem continues to be important, as the complexity of spacecraft grows, the size of integrated circuits decreases and as space systems are designed with circuits fabricated at non-radiation hardened foundries.

Thus it would be highly desirable to have a method for bench-level characterization of an IC such as a CMOS standard-cell D-latch, without requiring the use of large and expensive heavy ion sources.

SUMMARY OF THE INVENTION

The purpose of this invention is to provide a technique utilizing test structures to quickly and inexpensively characterize the SEU sensitivity of standard cell latches intended for use in a space environment. This bench-level approach utilizes alpha particles to induce upsets in a companion device, a low LET sensitive 4-kbit test SRAM. This SRAM consists of cells that employ an offset voltage to adjust their upset sensitivity and an enlarged sensitive drain junction to enhance the cell's upset rate.

The invention comprises a method for predicting the SEU susceptibility of a standard-cell D-latch using an alpha-particle sensitive SRAM, SPICE critical charge simulation results, and alpha-particle interaction physics. Measurements were made on a 1.6-μm n-well CMOS 4k-bit test SRAM irradiated with an Am-241 alpha-particle source. A collection depth of 6.09 μm was determined using these results and TRIM computer code. Using this collection depth and SPICE derived critical charge results on the latch design, an LET threshold of 34 MeV cm²/mg was predicted. Heavy ion tests were then performed on the latch and an LET threshold of 41 MeV cm²/mg was determined.

OBJECTS OF THE INVENTION

It is therefore a principal object of the present invention to provide a method for quickly and inexpensively characterizing the single-event upset (SEU) sensitivity of standard cell latches intended for use in a space environment.

It is another object of the present invention to provide a method for predicting the SEU susceptibility of a standard-cell D-latch using an alpha-particle sensitive SRAM, critical charge simulation results and alpha-particle interaction physics.

It is still another object of the invention to provide a bench-level technique for characterizing CMOS standard-cell D-latches using alpha-particle sensitive test circuits to obviate heavy ion sources which are expensive and time consuming to use.

BRIEF DESCRIPTION OF THE DRAWINGS

The aforementioned objects and advantages of the present invention, as well as additional objects and advantages thereof, will be more fully understood hereinafter as a result of a detailed description of a preferred embodiment when taken in conjunction with the following drawings in which:

FIG. 1 is a schematic drawing of a test SRAM cell;
FIG. 2 is a schematic drawing of a D-latch in the zero state and illustrating reverse biased SEU-sensitive drain diodes;
FIG. 3 is a layout drawing of a standard-cell latch;
FIG. 4 is a graphical illustration of critical charge versus offset voltage for both an SRAM and a latch;
FIG. 5 is a graphical illustration of upset rate versus offset voltage for an SRAM in response to a 4.6 μCi Am-241 source;
FIG. 6 is a graphical illustration of the relationship between measured upset rate, the spontaneous density function, the source spectra and the SRAM critical charge response;
FIG. 7 is a graphical illustration of a test SRAM differential upset rate response versus offset voltage;
FIG. 8 is a schematic illustration of the path of alpha-particles from an alpha-particle source through the SRAM;
FIG. 9 is a graphical illustration of the D-latch alpha-particle response;
FIG. 10 is a graphical illustration of a heavy ion test performed on a latch for purposes of comparison with the inventive method herein;

FIG. 11 is a graphical illustration of the SRAM critical charge response for Node V2 of FIG. 1 calculated using SPICE-2;

FIG. 12 is a graphical illustration of the number of flipped cells for alpha particles and protons shown relative to the spontaneous bit flip response for a storage time of one second;

FIG. 13 is a schematic illustration of the paths of protons from a proton source to the SRAM;

FIG. 14 is a graphical illustration of the SRAM upset probability distribution for alpha particles and protons shown relative to the spontaneous bit flip response;

FIG. 15 is a graphical illustration of charge deposited by 0.55 MeV protons in silicon which is used to calculate the collection depth, δx3; and

FIG. 16 is a graphical illustration of charge deposited by 1.0 MeV protons in silicon which is used to calculate the collection depth, δx4.

DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT

Test SRAM and D-Latch Designs

The test SRAM and latch designs disclosed herein were submitted to the MOS Implementation System (MOSIS) and fabricated at a 1.6-μm n-well double, metal CMOS/bulk foundry.

A schematic diagram of the test SRAM cell is shown in FIG. 1. This figure does not include the read/write transistors. The pulsed current source is used to model an alpha particle strike on drain Dn2 when calculating the critical charge of the cell with SPICE. This cell differs from that of a standard six-transistor SRAM cell in three ways: (1) the source of the p-MOSFET, Mp2, is connected to an adjustable offset voltage, V_o, instead of VDD to provide a control of the cell's critical charge; (2) the p-MOSFET Mn2, Dn2, has been enlarged by a factor of four over minimum to enhance upset rates, thus reducing measurement time; and (3) the cell is imbalanced by widening Mn2 over minimum to enhance its SEU sensitivity versus V_o response. The dimensions of the MOSFETs and their drains is given in Table 1. The bloated drain Dn2, is fabricated in a p-type substrate doped to 5 x 10^14 cm^-3. The Dn2 junction has enhanced charge collection due to funneling compared to charge collected by the p-MOSFET drain formed in the n-well, which truncates the ion-induced plasma track.

<table>
<thead>
<tr>
<th>DEVICE</th>
<th>L (μm)</th>
<th>W (μm)</th>
<th>AD (μm^2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mn1</td>
<td>1.6</td>
<td>2.4</td>
<td>17.92</td>
</tr>
<tr>
<td>Mn2</td>
<td>1.6</td>
<td>2.4</td>
<td>74.88</td>
</tr>
<tr>
<td>Mp1</td>
<td>3.2</td>
<td>2.4</td>
<td>12.16</td>
</tr>
<tr>
<td>Mp2</td>
<td>3.2</td>
<td>2.4</td>
<td>12.16</td>
</tr>
</tbody>
</table>

In operation all the memory cells are written into a "sensitive" state where Mn2 is turned ON, connecting V_o to the bloated drain, Dn2. V_o is then lowered from VDD=5 V for a period called the stare time. Thereafter V_o is returned to VDD and the cells are read to determine the number of upset cells. This cycle is repeated at different values of V_o and can be repeated a number of times at a given V_o to improve the resolution of the measurement.

The latch results presented herein were obtained from a 64-cell modified transparent D-latch array fabricated through the same foundry as the test SRAM. In FIG. 2 a schematic diagram of this latch is shown with the latch in the zero state where reverse biased SEU-sensitive drain diodes are represented by said squares. The offset voltage, V_o was added to sensitize the latch to alpha particles. The source of Mp2 is tied to VDD in the unmodified latch. The diodes designated with solid squares collect the most charge when struck by an ionized particle because they sit in the p-substrate. The layout of the latch cell is shown in FIG. 3. This layout includes an inverter that generates enable-bar, and inverters that buffer the V1-node and the V2-node. The sensitive diode areas at the V2-node and V3-node that are designated with solid squares in FIG. 2, are outlined with a bold line in FIG. 3. These diodes each have an area of 69 μm^2.

Spice Analysis

The critical charge, Q_c, of the test SRAM cell and the D-latch cell were determined as a function of V_o using MOSIS supplied parameters and SPICE. The parasitic nodal capacitances were modeled by fixed metal and polysilicon interconnect capacitances and by the drain depletion capacitances given by their areas and peripheries and by the SPICE LEVEL 2 junction capacitance parameters. A triangle current pulse with a 1:19 rise-fall shape was used to upset these cells. For a given pulse height, the transient simulation was evaluated out to 100 ns where the response was compared to VDD/2 to determine if the cell had flipped. The pulse height was adjusted using the binary search algorithm until the difference in charge (area under current pulse) between successive simulation runs differed by less than 1 fC. The resulting critical charge versus V_o response for the V2-node of the test SRAM cell and for the average of the V2-node and V3-node for the D-latch is shown in FIG. 4. These results were found to be invariant with current pulse widths up to 500 ps. Since the alpha particle pulse width is about 200 ps, the response of these circuits exceeds that of the alpha particle pulse width. As V_o decreases the critical charge of the SRAM cell and D-latch decreases approximately linearly and goes to zero at V_o=V_DD. For the SRAM cell V_DD=1.8 V and for the latch V_DD=2.4 V. DC SPICE simulations of these bistable circuits show that the sensitive state and metastable state approach each other as V_o decreases until they are equal at V_o=V_DD/2. For V_o>0.5 V the circuit spontaneously goes to the flipped state. The circuit at this point is no longer bistable. V_DD is a function of the threshold voltages and geometries of the n- and p-MOSFETs. Process induced dispersion in the MOSFET parameters gives rise to a dispersion in V_DD for an array of cells. The slopes of the critical charge curves in FIG. 4 are defined by their upset capacitances, C_{US}=8Q_c/\delta V_o. The upset capacitance of the SRAM cell is C_{US}=56 fC/V and of the latch cell is C_{US}=850 fC/V. SPICE is a well-known computer program for simulating and analyzing circuits which, for example, is described in detail in the text entitled "SPICE: A Guide To Circuit Simulation And Analysis Using PSPICE", second edition by Paul W. Twimenga, copyright 1992, Prentice Hall.

Test SRAM Alpha-Particle Response

The response of the SRAM to alpha particles from a 4.6 μCi Am-241 source placed 0.508 cm above the
SRAM in air is shown in FIG. 5. Also shown, is the spontaneous response which was measured without the alpha-particle source present. As $V_o$ is lowered from $V_o$, the SRAM begins to upset at $V_o < 3.2$ V in a region termed the tail region. As $V_o$ is further lowered, the upset rate increases more slowly; this region is termed the periphery hit region. Finally, as $V_o$ reaches $V_{up}=1.8$ V, the upset rate increases very rapidly in what is termed the spontaneous flip region.

In the periphery hit region, cells upset when the alpha particle hit the Dn2 drain or come close to, but miss, the Dn2 drain. This effect can be explained by a delayed field-funneling effect and to diffused charge that is collected by Dn2. Since the cell critical charge decreases as $V_o$ decreases, the alpha particles can strike further from the Dn2 depletion edge and still upset the cell.

The upset rate $R$, displayed in FIG. 5, was obtained by dividing the average measured number of upsets $N_u$ that occurred in a stare time $t$ by $t$, or $R=N_u/t$, where

$$N_u = \frac{1}{k} \sum_{i=1}^{k} n_i$$

and the number of samples, $k=200$. The stare time in this case was fixed at 2 seconds. The spontaneous upset data was also divided by $t$ so that both responses saturated at $N_u/t=2048$, where $n_i$ is the number of cells in the memory cell (4096 in this case) that upset during the period. The response of the SRAM cells is given by the detector equation:

$$\frac{dN}{dt} = \sigma \Phi(N_i - N)$$

whose homogeneous solution with initial condition at $t=0$ of no tripped cells ($N=0$) is:

$$N = N_0(1 - e^{-\sigma \Phi t})$$

where $\sigma$ is the device cross section (Dn2 drain area), and $\Phi$ is the total integrated flux whose particles deposit charge exceeding the critical charge $Q_c$ required to trip a cell.

The upset capacitance $C_{U}$, the spontaneous upset voltage $V_{uo}$, and the hole-electron pair charge-energy factor for silicon $K=44.2$ fC/MeV enable one to calibrate the offset voltage $V_o$ axis in terms of the critical energy $E_o$, by

$$E_o = (C_{U}/K)(V_o - V_{Fb})$$

or for this SRAM, $E_o=1.267(V_o-1.8)$ MeV.

FIG. 6 illustrates the relationship between upset rate $R$, the SRAM spontaneous density $n$, the source spectra $\Phi$, and the SPICE derived critical charge curve. The spontaneous density, $n=d\Phi/dV_o$ is the derivative of the spontaneous response data shown in FIG. 5, and was found to be Gaussian with a mean and standard deviation of $V_{up}=1.8 \pm 0.011$ V. The area under the $n(V_o)$ curve is equal to $N_0$. The exponential periphery hit response is not shown in FIG. 6 because it was subtracted from the measured $R$. In the analysis to follow, the spontaneous density, $n$, is approximated as an impulse function. This is justified for the SRAM data shown in FIG. 5 because the slope of $n/t=4096$ cells/34 msec is much steeper than the SRAM alpha-particle response.

The tail region response shown in FIG. 5 was smoothed and differentiated using a twenty-five point least squares difference algorithm. This differential response, shown in FIG. 7, is composed of a number of peaks plus the onset of the peripheral hit response. These peaks are due to the selective degradation of the alpha-particle energies as the particles pass through the various regions found in the bloated drain Dn2. The major peak, shown in FIG. 7, is due to the alpha particles that pass through the thickest regions; those covered with metal 2 (M2). This M2 region is 38.2 $\mu$m. In the region covered with M2, the alpha particles lose more energy than in other regions so that they have the highest linear energy transfer (LET).

A schematic view of the path of the alpha particle through the silicon is shown in FIG. 8. The thickness $X_{D}-X_{2}$ is obtained by first converting the full-width-half-maximum of the peak in the response shown in FIG. 7, $V_{of}$, to the voltage straggle, $V_{os}$, of the alpha particles at the end of the collection region in the silicon using $V_{os}=V_{of}/2.35$. Then the voltage straggle is converted to energy straggle using

$$\delta E = (C_{U}/K) V_{o} - (C_{U}/K) V_{Fb}$$

Finally, $X_{D}-X_{2}=13.58 \mu$m was calculated using the range-straggle tables for alpha particles in silicon.

The silicon collection layer thickness $\delta X_{2}$ was determined from the offset voltage shift $\delta V_{of}=V_{of}-V_{os}$=0.98 V. This was converted to an energy shift using

$$\delta E = (C_{U}/K) V_{o} = (C_{U}/K) V_{Fb}$$

$\delta X_{2}=6.09 \mu$m was calculated using the energy range tables for alpha particles in silicon. Finally the over-layer thickness, $\delta X_{1}$ was calculated by

$$\delta X_{1} = (X_{D} - X_{2}) - \delta X_{2} = 7.59 \mu$m.

D-Latch Alpha Particle Response

The alpha-particle response of the latch array was obtained in the same manner as for the SRAM except that the Am-241 source was placed 0.558 cm above the latch chip in air. The results, shown in FIG. 9, include the spontaneous data obtained before and after exposing the part to alpha particles. The shift observed in these responses is due to total dose effects such as the charging of gate oxides. The average of the pre- and post-radiation spontaneous data was used in the analysis of this part.

The dispersion in the latch alpha-particle response, shown in FIG. 9, is primarily that of the spontaneous response because the offset voltage dispersion due to the alpha-particle energy spectrum is much smaller than the dispersion in the spontaneous response. This is a consequence of the reduced energy detection sensitivity of the latch ($K/C_{UL}=0.052$ V/MeV for the latch versus $K/C_{UL}=0.789$ V/MeV for the SRAM). The dispersion in the latch alpha-particle response, $V_{os}=34$ mV, was found by fitting the data to a Gaussian function. As shown in FIG. 9 the shift in the offset voltage, $\delta V_{o}$, was obtained between the points on the average spontaneous curve and the alpha-particle curve where, on the average, half of the latch cells are flipping ($n_{L} = 2 = 32$). Using the SPICE derived upset capacitance for the latch, $C_{UL}=850$ fC/V, the collected charge required to upset a latch cell is $\delta Q_{cl}=50.2 \pm 28.9$ fC which agrees with that obtained with the SRAM, $Q_{cl}$. The dispersion
in Q_L, however, is large compared to the dispersion in Q_S. Since Q_L = Q_S, it is valid to apply the collection depth dX and the over layer thickness thickness obtained with the SRAM to the analysis of the latch. For the latch, the LET threshold for V_DD = 5 V operation can be predicted from the SPICE derived upset capacitance, C_I/U, the measured mean spontaneous offset voltage, V_QD, and the collection depth obtained from the SRAM alpha-particle response, δX:

\[ \text{LET} = \frac{C_U(V_{DD} - V_Q)}{\text{p} \times \delta X} = \frac{34 \text{ MeV cm}^2}{\text{mg}} \]  

(7)

where, C_U = 850 fC/\mu V, V_Q = 2.49 V, K = 44.2 fC/MeV, \( p = 2320 \text{ mg/cm}^3 \) for Si, and \( \delta X = 6.09 \times 10^{-4} \text{ cm} \).

### D-Latch Heavy Ion Response

Heavy ion tests were performed at the Brookhaven National Laboratory on the latch array with V_DD = V_Q = 5 V. These measurements were made by gating the ion beam on and then off when a fluence, \( F = 1.13 \times 10^7 \text{ ions/cm}^2 \cos \theta \) was reached, where \( \theta \) is the angle of incidence. The stare time was set so that an average of two upsets would occur each test cycle. This assured that essentially all N_t = 64 latch cells in the array were susceptible to upset and allowed the effective cross section per cell to be calculated by:

\[ \sigma = \frac{N}{N_t \cos \theta \cos \theta} \]  

(6)

where N is the total number of upsets that occur while the ion beam is gated on.

Using the average over layer thickness, \( \delta X_3 = 4.3 \mu \text{m} \), and the collection depth, \( \delta X_4 = 6.1 \mu \text{m} \) obtained from the SRAM alpha particle measurements, the energies of the ions used in the test were computed from the TRIM at the entry point of the Si collection layer, X_3, and at the exit point of the Si collection layer, X_4. The average LET of the ion in the collection layer was then calculated by:

\[ \text{LET} = \frac{\text{E}(X_4) - \text{E}(X_3)}{\delta X_4}. \]  

These results are shown in Table 2 and in FIG. 9.

### TABLE 2

<table>
<thead>
<tr>
<th>ION</th>
<th>PLOT SYMBOL</th>
<th>ANGLE, ( \theta ) (degrees)</th>
<th>( \sigma ) (( \mu \text{m}^2 ))</th>
<th>LET (MeV/cm^2/mg)</th>
</tr>
</thead>
<tbody>
<tr>
<td>I-127</td>
<td>□</td>
<td>0</td>
<td>232</td>
<td>58.8</td>
</tr>
<tr>
<td>Br-79</td>
<td>□</td>
<td>45</td>
<td>209</td>
<td>57.3</td>
</tr>
<tr>
<td>Br-79</td>
<td>○</td>
<td>35</td>
<td>144</td>
<td>49.5</td>
</tr>
<tr>
<td>Br-79</td>
<td>●</td>
<td>0</td>
<td>63.8</td>
<td>40.3</td>
</tr>
<tr>
<td>Fe-56</td>
<td>X</td>
<td>45</td>
<td>33.0</td>
<td>37.5</td>
</tr>
</tbody>
</table>

A test SRAM, designed to be upset-sensitive (LET soft) and having an electrically adjustable critical charge has been characterized using alpha particles using an inexpensive laboratory setup. The SRAM alpha particle results and SPICE simulation results facilitated in predicting the LET threshold of a standard-cell D-latch. The predicted LET = 34 MeV cm^2/mg compares favorably with heavy ion test value of 41 MeV cm^2/mg.

### Preferred Analysis Method

A preferred method for calibration of the SRAM detector will now be described in conjunction with FIGS. 11 to 16. The procedure requires determining the detector over layer thickness, \( \delta X_3 \), and charge collection region thickness, \( \delta X_4 \). These were determined using 0.55 and 1.0 MeV protons from the Caltech Tandem Van de Graaff. The analysis requires knowledge of the proton charge deposition versus range and this was calculated using particle range physics from TRIM. The validity of the analysis was verified with energy straggling measurements. Finally, the SPICE circuit simulation program was used to compute the relationship between the charge deposited in the memory cell and the cell offset voltage.

The critical charge, \( Q_c \), of the SRAM cell was determined as a function of \( v_{DD} \) using MOSIS supplied SPICE parameters. The parasitic nodal capacitance were modeled by fixed metal and polysilicon interconnect capacitances and by the drain depletion capacitances using their areas and peripheries. The SPICE simulation used the level-2 model. A triangle current pulse with a 1:19 rise:fall shape was used to upset these cells. The location of the pulse generator in the memory cell is shown in FIG. 1. For a given pulse height, the transient simulation was examined at 100 ns where the response was compared to \( V_{DD}/2 \) to determine if the cell had flipped. The current pulse height was adjusted using a binary search algorithm until the difference in charge (area under current pulse) between successive simulation runs differed by less than 1 fC. These results were found to be invariant with current pulse widths up to 500 ps. Since the proton width is about 200 ps, the response of these circuits exceeds that of the proton current pulse. SPICE simulations provide the \( Q_e \) versus \( v_{DD} \) curve shown in FIG. 11 which is well approximated by the straight line relationship:

\[ Q_e = C_v (v_{DD} - v_{appl}) \]

where \( v_{appl} = 1.8 \text{ V} \) is the mean offset voltage in the spontaneous flip range and the slope is the upset capacitance, \( C_v = dQ_v/dv_{DD} = 56 \text{ fC/V} \).

In the SRAM test sequence, all memory cells are written into the sensitive or stare state where Mn2 is turned OFF and Mp2 is turned ON which connects \( V_o \) to the bloated drain, Dn2; see FIG. 1. \( V_o \) is then lowered from 5 V for a period called the stare time which can last a few seconds to several days. Thereafter, \( V_o \) is returned to 5 V and the cells read to determine the number of upsets. This cycle is repeated for different values of \( v_{DD} \).

Test results are shown in FIG. 12 for protons and alpha particles and compared against the spontaneous flip response. The overall behavior indicates that at high \( v_{DD} \) the response curve is determined by particle energy straggling. At intermediate \( v_{DD} \), the response is determined by the collection of particles outside the area of drain Dn2. This is called the peripheral hit region of the curve. Finally, at low \( v_{DD} \), the cells flip spontaneously.

### Layer Thickness Analysis

The following analysis is used to determine the SRAM detector Dn2 overlayer material thickness, \( \delta X_3 \), and charge collection region thickness, \( \delta X_4 \). A schematic view of these layers is shown in FIG. 13. The analysis requires the determination of offset voltage, \( V_{appl} \), at the peak of the particle upset distribution. In this technique the particle upset distribution is Gaussian distributed as seen in the cumulative probability plot shown in FIG. 14. The analysis follows from the SRAM detector equation:
The particle flux at diode, Di, is described by the Gaussian or normal distribution expressed by the error function:

\[ \phi = \phi_m \left( 1 - \frac{1}{\sigma \sqrt{2\pi}} \int_{-\infty}^{(V_o - \mu)/\sigma} e^{-x^2/2} dx \right) \]

where \( \phi_m \) is the maximum particle flux entering the SRAM, \( V_o \) is the offset voltage in the vicinity of the upset peak, \( \phi_{rup} \) is the mean or peak value, and \( \phi_{rup} \) is the standard deviation for the upset distribution. Note that \( \phi = \phi_m / 2 \) at \( V_o = \phi_{rup} \), which states that only half the particle flux entering the SRAM can upset cells.

Combining the above equations leads to the following expression for the number of flipped cells in the vicinity of the particle upset distribution:

\[ N = \frac{R_o \sigma \phi_m}{V_o} \left( 1 - \frac{1}{\sigma \sqrt{2\pi}} \int_{-\infty}^{(V_o - \mu)/\sigma} e^{-x^2/2} dx \right) \]

The probability distribution given in percent and plotted in FIG. 14 was determined from:

\[ R(V_o > V_o) = 100 \frac{(N - 0.5)}{N_t} \]

where \( N \) is the number of flipped cells at \( V_o \) and for this SRAM \( N_t = 4096 \) cells.

The calculation of \( N \) can take two approaches. The first approach is used when the experimenter knows the beam flux, \( Q_m \). In this case, \( N = R_o \sigma \phi_m \), where \( \sigma = 68.8 \) \( \mu \) for Dn2. The second approach is used when the experimenter knows the beam fluence, \( F_m \), and the number of upsets, \( N_u \), observed during the time the beam is on. That is, \( N = N_u / \sigma F_m \). This approach is useful when the flux is variable and the fluence can be monitored.

The data points in FIG. 14 allow an analysis of the Gaussian nature of the energy dispersion of the particles as they lose energy in the silicon. At the peak of the upset distribution, at the 50 percent point, only half of the particles can deposit sufficient charge to flip the cells. This is defined as \( Q_{cp} \) and is given by:

\[ Q_{cp} = C_d (V_{rup} - V_{rup}) \]

where \( Q_{cp} \) values for the four curves shown in FIG. 14 are listed in Table 3. The SRAM overlayer thickness, \( \delta X_3 \), was determined using a 0.55 MeV proton beam which stopped within the collection layer. This is crucial for it means that all the charge deposited in the collection layer, \( \delta X_3 \), is collected by the diode Dn2. The charge deposited by the 0.55 MeV proton beam is shown in FIG. 15. This curve was plotted using TRIM. The analysis for \( \delta X_3 \) begins by determining \( V_{rup} \) for the 0.55 MeV proton upset data shown in FIG. 14; the results are listed in Table 3. Then \( Q_{cp} \) is determined from FIG. 11. Finally, the \( Q_{cp} \) value is subtracted from the End of Range, EOR, of the charge deposition curve shown in FIG. 15. Thus \( \delta X_3 = 4.32 \mu m \).

The charge collection thickness, \( \delta X_4 \), was measured with a 1.0 MeV proton beam which had a range greater than \( \delta X_3 + \delta X_4 \). The charge deposited by the 1.0 MeV proton beam is shown in FIG. 16. The analysis begins by determining \( V_{rup} \) for the 1.0 MeV proton upset data shown in FIG. 14. Then \( Q_{cp} \) was determined from FIG. 11. Finally \( \delta X_4 \) was determined by adding \( Q_{cp} \) to the overlayer charge as determined from \( \delta X_3 \); the technique is illustrated in FIG. 16. Thus \( \delta X_4 = 6.64 \mu m \).

The charge collection depth, \( \delta X_4 \), was also determined for a 4.7 MeV alpha particle and a collection depth of 6.33 \( \mu m \) was determined. This value is slightly smaller than the collection layer thickness determined for the 1.0 MeV proton. This is due to the fact that heavy particles have a shorter range.

The linear energy transfer, LET, in MeV·cm²/mg for the particles can now be calculated using:

\[ LET = C_d (V_{rup} - V_{rup}) / K \delta X_4 \]

where for silicon \( K = 44.2 \) fC/MeV, \( \rho = 2320 \) mg/cm³, \( C_d \) is in fC/V, \( V_o \) is in Volts, and \( \delta X_4 \) is in cm. LET values are listed in Table 3. The LET value for \( V_{rup} = 5 \) V is 2.88 MeV·cm²/mg for an estimated \( \delta X_4 = 6.00 \mu m \). The conversion factor \( K \) is determined from:

\[ K = 1.6 \times 10^{-15} (\text{fC/electron}) \times 10^{15} (\text{fC/V/MeVcm²/g/MeV}) \times 3.62(eV/eh-pair) \]

Layer Thickness Dispersion Analysis

The result of calculating the errors in \( \delta X_3 \) and \( \delta X_4 \), that is, \( \delta X_3 \) and \( \delta X_4 \), is shown in Table 3. It shows that as the 0.55 and 1.0 MeV protons pass through the various regions that the energy dispersion increases. This leads to an uncertainty in the thickness of each layer. The thickness dispersion is calculated from the energy dispersion. For the over-layer the depth dispersion is:

\[ \delta X_{3o} = \delta E X_{3o} K \delta X_3 / dQ_d \]

where \( \delta E X_{3o} \) is the energy dispersion due to over-layer thickness variations and from FIG. 15, \( dQ_d / dX_3 = 3.85 \) fC/\( \mu m \). The collection layer depth dispersion is:

\[ \delta X_{4o} = \delta E X_{4o} K \delta X_4 / dQ_d \]

where \( \delta E X_{4o} \) is the energy dispersion due to collection depth variations and from FIG. 16, \( dQ_d / dX_4 = 3.125 \) fC/\( \mu m \).

The evaluation of \( \delta X_{3o} \) requires an evaluation of \( \delta E X_{3o} \). Since the 0.55 MeV protons stop in the charge collection region, the energy dispersion is determined by the Au scattering foil and the Si over-layer and not the Si collection layer. The energy dispersion for the 0.55 MeV protons is evaluated at the peak of the probability distribution as defined at the 50 percent point in FIG. 14, it is calculated from \( E_{rup} (0.55) = (C_u/K) V_{rup} \) (0.55). This energy dispersion consists of the following components:

\[ E_{rup} (0.55) = (E_{rup})^2 + (E_{rup})^2 + (\delta E_{rup})^2 \]

where \( E_{rup} = (C_u/K) V_{rup} \) is the instrument function energy dispersion, \( E_{rup} \) is the source Au scattering foil energy dispersion, and \( \delta E_{rup} \) is...
A method of predicting the SEU susceptibility of a SRAM; the method comprising the steps of:

a) providing an enhanced SEU sensitivity test SRAM having an electrically adjustable critical charge;

b) determining the critical charge as a function of offset voltage to ascertain the upset capacitance $C_{US}$ of said test SRAM;

c) exposing the test SRAM to a first known level of alpha particle energy to ascertain the overlayer thickness of said SRAM, said first known level being selected to stop the alpha particle energy in the collection layer of said SRAM;

d) calculating the overlayer thickness $\delta X_3$ of said test SRAM based upon the charge deposited by said first known level;

e) exposing the test SRAM to a second known level of alpha particle energy to ascertain the charge collection thickness of said SRAM, said second known level being selected so alpha particle energy stops beyond the collection layer;

f) calculating the collection layer thickness $\delta X_4$ of said test SRAM based upon charge deposited by said second known level and the calculated thickness of said overlayer;

g) calculating the linear energy transfer (LET) for said test SRAM:

$$\text{LET} = \frac{C_{US}(V_{opp} - V_{osv})}{K \rho \Delta}$$

where $V_{opp}$ is the peak value of offset voltage at maximum particle upset distribution; $V_{osv}$ is the mean offset voltage in the spontaneous flip range; $K$ is the hole-electron pair charge-energy factor for silicon; $\rho$ is the density of silicon; $C_{US}$ is the upset capacitance for SRAM.

The method recited in claim 1 wherein in step a) said SRAM is made more sensitive to incident-ion-induced SEU by providing at least one pull-down field effect transistor having a bloated drain surface area and at least one pull-up field effect transistor having a source connected to an offset voltage.

The method recited in claim 1 wherein said offset voltage is determined by measuring the offset voltage at which about one-half of the total number of latch cells are upset spontaneously without deliberate ion exposure.

TABLE 3

<table>
<thead>
<tr>
<th>PARTICLE</th>
<th>$Q_{SP}$</th>
<th>$V_{opp}$</th>
<th>$V_{osv}$</th>
<th>$\delta X_3$</th>
<th>$\delta X_4$</th>
<th>LET</th>
</tr>
</thead>
<tbody>
<tr>
<td>PROTON</td>
<td>0.55 MeV</td>
<td>10.47</td>
<td>1.987</td>
<td>0.021</td>
<td>4.32</td>
<td>15</td>
</tr>
<tr>
<td>PROTON</td>
<td>1.00 MeV</td>
<td>16.18</td>
<td>2.089</td>
<td>0.030</td>
<td>6.64</td>
<td>24</td>
</tr>
<tr>
<td>ALPHA</td>
<td>4.70 MeV</td>
<td>50.40</td>
<td>2.66</td>
<td>0.143</td>
<td>6.33</td>
<td>77</td>
</tr>
<tr>
<td>SPONTANEOUS</td>
<td>178.00</td>
<td>5.00</td>
<td></td>
<td>6.00</td>
<td>2.88</td>
<td>60</td>
</tr>
</tbody>
</table>

Having thus described an exemplary embodiment of the invention, what is claimed: