Efficient G⁴FET-Based Logic Circuits

Fewer G⁴FETs than conventional transistors would be needed to implement logic functions.

NASA’s Jet Propulsion Laboratory, Pasadena, California

A total of 81 optimal logic circuits based on four-gate field-effect transistors (G⁴FETs) have been designed to implement all Boolean functions of up to three variables. The purpose of this development was to lend credence to the expectation that logic circuits based on G⁴FETs could be more efficient (in the sense that they could contain fewer transistors), relative to functionally equivalent logic circuits based on conventional transistors.

The theoretical basis of this development was summarized in “G⁴FETs as Universal and Programmable Logic Gates” (NPO-41698) NASA Tech Briefs, Vol. 31, No. 7 (July 2007), page 44. To recapitulate: A G⁴FET is a combination of a junction field-effect transistor (JFET) and a metal oxide/semiconductor field-effect transistor (MOSFET) superimposed in a single silicon island and can therefore be regarded as two transistors sharing the same body. A G⁴FET can also be regarded as a single device having four gates: two side junction-based gates, a top MOS gate, and a back gate activated by biasing of a silicon-on-insulator substrate. Each of these gates can be used to control the conduction characteristics of the transistor; this possibility creates new options for designing analog, radio-frequency, mixed-signal, and digital circuitry. One such option is to design a G⁴FET to function as a three-input NOT-majority gate, which has been shown to be a universal and programmable logic gate. The universality and programmability could be exploited to design logic circuits containing fewer discrete components than are required for conventional transistor-based circuits implementing the same logic functions.

Optimal NOT-majority-gate, G⁴FET-based logic-circuit designs were obtained in a comparative study that also included formulation of functionally equivalent logic circuits based on NOR and NAND gates implemented by use of conventional transistors. [NOT gates (inverters) were also included, as needed, in both the G⁴FET- and the NOR- and NAND-based designs.] In the study, the problem of finding the optimal design for each logic function and each transistor type was solved as an integer-programming optimization problem. The table summarizes results obtained in this study for the first four Boolean functions, showing that in most cases, fewer logic gates are needed in the NOT-majority (G⁴FET) implementation than in the NOR- and NAND-based implementations.

<table>
<thead>
<tr>
<th>Function</th>
<th>NOT-Majority (G⁴FET) Implementation</th>
<th>Conventional NOR Implementation</th>
<th>Conventional NAND Implementation</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Number of NOT-Majority Gates</td>
<td>Number of Gates</td>
<td>Number of NOR Gates</td>
</tr>
<tr>
<td>{1,0,0,0,0,0} = ABC</td>
<td>2</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>{0,1,0,0,0,0} = ABC</td>
<td>2</td>
<td>1</td>
<td>3</td>
</tr>
<tr>
<td>{0,0,1,0,0,0} = ABC</td>
<td>2</td>
<td>0</td>
<td>2</td>
</tr>
<tr>
<td>{0,0,0,0,0,1} = ABC</td>
<td>2</td>
<td>1</td>
<td>2</td>
</tr>
</tbody>
</table>

**Numbers of Logic Gates** were calculated for optimal circuits implementing several Boolean functions of the three input variables (A,B,C). Each entry in the “Function” column includes an octuple binary representation of the noted Boolean function, namely (f(0,0,0),f(0,0,1),f(0,1,0),f(0,1,1),f(1,0,0), f(1,0,1),f(1,1,0),f(1,1,1)).

This work was done by David Lehner, Jonathan Campbell, and Kelly Smith of Marshall Space Flight Center; Duncan Earl and Alvin Sanders of the University of Tennessee; Stephen Allison of Oak Ridge National Laboratory; and Larry Smalley of the University of Alabama in Huntsville.

This invention is owned by NASA, and a patent application has been filed. For further information, contact Sammy Nabors, MSFC Commercialization Assistance Lead, at sammy.a.nabors@nasa.gov. Refer to MFS-31649-1.
NAND-based conventional implementations. Considering all 81 non-equivalent Boolean functions included in the study, it was found that in 63 percent of the cases, fewer logic gates (and, hence, fewer transistors) would be needed in the G4FET-based implementations.

### Web-Enabled Optoelectronic Particle-Fallout Monitor

**A user can interrogate this instrument from a remote location.**

_John F. Kennedy Space Center, Florida_

A Web-enabled optoelectronic particle-fallout monitor has been developed as a prototype of future such instruments that (1) would be installed in multiple locations for which assurance of cleanliness is required and (2) could be interrogated and controlled in nearly real time by multiple remote users. Like prior particle-fallout monitors, this instrument provides a measure of particles that accumulate on a surface as an indication of the quantity of airborne particulate contaminants. The design of this instrument reflects requirements to:

- Reduce the cost and complexity of its optoelectronic sensory subsystem relative to those of prior optoelectronic particle fallout monitors while maintaining or improving capabilities;
- Use existing network and office computers for distributed display and control;
- Derive electric power for the instrument from a computer network, a wall outlet, or a battery;
- Provide for Web-based retrieval and analysis of measurement data and of a file containing such ancillary data as a log of command attempts at remote units; and
- Use the User Datagram Protocol (UDP) for maximum performance and minimal network overhead.

The sensory subsystem of the Web-enabled optoelectronic particle-fallout monitor includes an infrared light-emitting diode (LED) that illuminates a silicon wafer. Highly discriminating photodiodes measure the light scattered at right angles to the illumination. The scattered light is measured both (1) during illumination by the LED and (2) when the LED is turned off so that only ambient light is present. The ambient infrared scattered-light reading is subtracted from the illumination scattered-light reading to obtain a net scattered-light reading. In principle, the amount of scattering attributable to particles on the wafer, and thus the number of particles on the wafer, is closely related to the ratio between the net scattered-light reading and the LED output, with a correction for temperature that affects the photodiode junction and a small additional correction for ambient light. Photodiode readings of the LED output are taken for eventual use in calculating the ratio, and temperature is measured for eventual use in calculating photodiode junction corrections, but at the present prototype stage of development, the ratio and corrections are not calculated and, instead, the number of particles accumulated on the wafer is estimated as being simply proportional to the net scattered-light reading. Other features of the instrument design include the following:

- The instrument includes a built-in Ethernet/Web server communication subsystem and a microprocessor tied directly to this subsystem.
- A power-over-Ethernet feature provides for the use of one wire for control, data communication, and power supply. This feature is also compatible with battery or wall-outlet power.
- The microprocessor receives commands via the Web and/or the Ethernet, initiating and controls operation of the sensory subsystem, and collects data.
- The instrument communicates with a desktop personal computer that is capable of gathering information from as many as 1,000 instruments like this one. The personal computer, in turn, provides information to a Web server computer for archiving and analysis.
- Photodiode outputs are sampled by 24-bit analog-to-digital converters (ADCs), controlled by the microprocessor, at a repetition rate of 20 Hz. Included within the ADCs are filters that suppress, by more than 80 dB, interfering signal components at the 60-Hz power-line frequency that have been found to be present in photodetector outputs of similar prior instruments. An ADC output exhibits a differential count of $>25,000$ between the 0.5 percent of an obscured wafer conditions. The normal sample-to-sample range is within 32 counts.
- Optionally, the instrument can be set to send an electronic-mail message directly to a designated person when an out-of-bounds condition (e.g., a particle count in excess of a prescribed limit) occurs.
- Integrity of data is ensured by use of both UDP checksums and cyclical redundancy checks.

This work was done by Farrokh Vatan of Caltech for NASA’s Jet Propulsion Laboratory. Further information is contained in a TSP (see page 1).

In accordance with Public Law 96-517, the contractor has elected to retain title to this invention. Inquiries concerning rights for its commercial use should be addressed to:

_Innovative Technology Assets Management, JPL, Mail Stop 202-233, 4800 Oak Grove Drive, Pasadena, CA 91109-8099, E-mail: iaoffice@jpl.nasa.gov._

Refer to NPO-44407, volume and number of this NASA Tech Briefs issue, and the page number.