Reconfigurable, Bi-Directional Flexfet Level Shifter for Low-Power, Rad-Hard Integration

These level shifters enable the development of multi-level voltage systems.

Goddard Space Flight Center, Greenbelt, Maryland

Two prototype Reconfigurable, Bi-directional Flexfet Level Shifters (ReBiLS) have been developed, where one version is a stand-alone component designed to interface between external low voltage and high voltage, and the other version is an embedded integrated circuit (IC) for interface between internal low-voltage logic and external high-voltage components. Targeting stand-alone and embedded circuits separately allows optimization for these distinct applications. Both ReBiLS designs use the commercially available 180-nm Flexfet Independently Double-Gated (IDG) SOI CMOS (silicon on insulator, complementary metal oxide semiconductor) technology.

Embedded ReBiLS circuits were integrated with a Reed-Solomon (RS) encoder using CMOS Ultra-Low-Power Radiation Tolerant (CULPRiT) double-gated digital logic circuits. The scope of the project includes: creation of a new high-voltage process, development of ReBiLS circuit designs, and adjustment of the designs to maximize performance through simulation, layout, and manufacture of prototypes.

The primary technical objectives were to develop a high-voltage, thick oxide option for the 180-nm Flexfet process, and to develop a stand-alone ReBiLS IC with two 8-channel I/O busses, 1.8-2.5 V I/O on the low-voltage pins, 5.0-V-tolerant input and 3.3-V output I/O on the high-voltage pins, and 100-MHz minimum operation with 10-pF external loads.

Another objective was to develop an embedded, rad-hard ReBiLS I/O cell with 0.5-V low-voltage operation for interface with core logic, 5.0-V-tolerant input and 3.3-V output I/O pins, and 100-MHz minimum operation with 10-pF external loads.

A third objective was to develop a 0.5-V Reed-Solomon Encoder with embedded ReBiLS I/O:
- Transfer the existing CULPRiT RS encoder from a 0.35-µm bulk-CMOS process to the ASI 180-nm Flexfet, rad-hard SOI Process.
- 0.5-V low-voltage core logic.
- 5.0-V-tolerant input and 3.3-V output I/O pins.
- 100-MHz minimum operation with 10-pF external loads.

The stand-alone ReBiLS chip will allow system designers to provide efficient bi-directional communication between components operating at different voltages. Embedding the ReBiLS cells into the proven Reed-Solomon encoder will demonstrate the ability to support new product development in a commercially viable, rad-hard, scalable 180-nm SOI CMOS process.

This work was done by Kelly DeGregorio and Dale G. Wilson of American Semiconductor, Inc. for Goddard Space Flight Center. Further information is contained in a TSP (see page 1). GSC-15565-1

Hardware-Efficient Monitoring of I/O Signals

Lyndon B. Johnson Space Center, Houston, Texas

In this invention, command and monitor functionality is moved between the two independent pieces of hardware, in which one had been dedicated to command and the other had been dedicated to monitor, such that some command and some monitor functionality appears in each. The only constraint is that the monitor for signal cannot be in the same hardware as the command I/O it is monitoring. The splitting of the command outputs between independent pieces of hardware may require some communication between them, i.e. an intra-switch trunk line. This innovation reduces the amount of wasted hardware and allows the two independent pieces of hardware to be designed identically in order to save development costs.

This work was done by Kevin R. Driscoll, Brendan Hall, and Michael Paulitsch of Honeywell, Inc. for Johnson Space Center. For further information, contact the JSC Innovation Partnerships Office at (281) 483-3809.

Video System for Viewing From a Remote or Windowless Cockpit

Lyndon B. Johnson Space Center, Houston, Texas

A system of electronic hardware and software synthesizes, in nearly real time, an image of a portion of a scene surveyed by as many as eight video cameras aimed, in different directions, at portions of the scene. This is a prototype of systems that would enable a pilot to view the scene outside a remote or windowless cockpit. The outputs of the cameras are digitized.

Direct memory addressing is used to store the data of a few captured images in sequence, and the sequence is repeated in cycles. Cylindrical warping is used in merging adjacent images at their borders to construct a mosaic image of the scene. The mosaic-image data are written to a memory block from which they can be rendered on a head-mounted display (HMD) device. A subsystem in the
Compact, Miniature MMIC Receiver Modules for an MMIC Array Spectrograph

MMIC multi-chip modules can be used in astrophysics telescopes, automotive radar, and communication links.

NASA’s Jet Propulsion Laboratory, Pasadena, California

A single-pixel prototype of a W-band detector module with a digital back-end was developed to serve as a building block for large focal-plane arrays of monolithic millimeter-wave integrated circuit (MMIC) detectors. The module uses low-noise amplifiers, diode-based mixers, and a WR10 waveguide input with a coaxial local oscillator. State-of-the-art InP HEMT (high electron mobility transistor) MMIC amplifiers at the front end provide approximately 40 dB of gain. The measured noise temperature of the module, at an ambient temperature of 300 K, was found to be as low as 450 K at 95 GHz.

The modules will be used to develop multiple instruments for astrophysics radio telescopes, both on the ground and in space. The prototype is being used by Stanford University to characterize noise performance at cryogenic temperatures. The goal is to achieve a 30–50 K noise temperature around 90 GHz when cooled to a 20 K ambient temperature. Further developments include processor core that can be upgraded to a space-rated device for future revisions.

This work was done by David G. Hall, Aaron Sells, and Hemal Shah of ZIN Technologies, Inc. for Glenn Research Center. Inquiries concerning rights for the commercial use of this invention should be addressed to NASA Glenn Research Center, Innovative Partnerships Office, Attn: Steve Fedor, Mail Stop 4–8, 21000 Brookpark Road, Cleveland, Ohio 44135. Refer to LEW-18399-1.

IEEE 1394 Hub With Fault Containment

Lyndon B. Johnson Space Center, Houston, Texas

This innovation is designed to prevent a single end system communication node from negatively influencing the whole system’s behavior so that the network system can still operate if an end node is faulty. Placing a hub (star) in the middle of the system prevents propagation of critical control information that other end systems would react to, like block reset messages.

This work was done by Michael Paulitsch, Brendan Hall, and Kevin R. Driscoll of Honeywell, Inc. for Johnson Space Center. Inquiries concerning licenses for its commercial development should be addressed to: Honeywell, Inc. P.O. Box 52199 Phoenix, AZ 85072 Refer to MSC-24459-1, volume and number of this NASA Tech Briefs issue, and the page number.

HMD device tracks the direction of gaze of the wearer, providing data that are used to select, for display, the portion of the mosaic image corresponding to the direction of gaze.

The basic functionality of the system has been demonstrated by mounting the cameras on the roof of a van and steering the van by use of the images presented on the HMD device.

This work was done by Amarnath Banerjee of Texas A&M University for Johnson Space Center. For further information, contact the JSC Innovation Partnerships Office at (281) 483-3809. MSC-23777-1

Spacesuit Data Display and Management System

John H. Glenn Research Center, Cleveland, Ohio

A prototype embedded avionics system has been designed for the next generation of NASA extra-vehicular-activity (EVA) spacesuits. The system performs biomedical and other sensor monitoring, image capture, data display, and data transmission. An existing NASA Phase I and II award winning design for an embedded computing system (ZIN vMetrics – BioWATCH) has been modified.

The unit has a reliable, compact form factor with flexible packaging options. These innovations are significant, because current state-of-the-art EVA spacesuits do not provide capability for data displays or embedded data acquisition and management. The Phase I effort achieved Technology Readiness Level 4 (high fidelity breadboard demonstration). The breadboard uses a commercial-grade field-programmable gate array (FPGA) with embedded processor core that can be upgraded to a space-rated device for future revisions.

This work was done by David G. Hall, Aaron Sells, and Hemal Shah of ZIN Technologies, Inc. for Glenn Research Center. Inquiries concerning rights for the commercial use of this invention should be addressed to NASA Glenn Research Center, Innovative Partnerships Office, Attn: Steve Fedor, Mail Stop 4–8, 21000 Brookpark Road, Cleveland, Ohio 44135. Refer to LEW-18399-1.