Optimal and Local Connectivity Between Neuron and Synapse Array in the Quantum Dot/Silicon Brain

This bio-inspired technique can enable artificial intelligence in computing technology.

This innovation is used to connect between synapse and neuron arrays using nanowire in quantum dot and metal in CMOS (complementary metal oxide semiconductor) technology to enable the density of a brainlike connection in hardware. The hardware implementation combines three technologies:

1. Quantum dot and nanowire-based compact synaptic cell \((50 \times 50 \text{ nm}^2)\) with inherently low parasitic capacitance (hence, low dynamic power \(\approx 10^{-11} \text{ watts/synapse}\)),
2. Neuron and learning circuits implemented in 50-nm CMOS technology, to be integrated with quantum dot and nanowire synapse, and
3. 3D stacking approach to achieve the overall numbers of high density \(O(10^{12})\) synapses and \(O(10^{8})\) neurons in the overall system.

In a 1-cm² of quantum dot layer sitting on a 50nm CMOS layer, innovators were able to pack a \(10^8\)-neuron and \(10^{10}\)-synapse array, however, the constraint for the connection scheme is that each neuron will receive a non-identical \(10^8\)-synapse set, including itself, via its efficacy of the connection.

This is not a fully connected system where the 100×100 synapse array only has a 100-input data bus and 100-output data bus. Due to the data bus sharing, it poses a great challenge to have a complete connected system, and its constraint within the quantum dot and silicon wafer layer.

For an effective connection scheme, there are three conditions to be met:

1. Local connection.
2. The nanowire should be connected locally, not globally from which it helps to maximize the data flow by sharing the same wire space location.
3. Each synapse can have an alternate summation line if needed (this option is doable based on the simple mask creation).

The \(10^3\times10^3\)-neuron array was partitioned into a 10-block, \(10^2\times10^3\)-neuron array. This building block can be completely mapped within itself \((10,000\) synapses to a neuron).

This work was done by Tuan A. Duong, Christopher Assad, and Anilkumar P. Thakoor of Caltech for NASA’s Jet Propulsion Laboratory. Further information is contained in a TSP (see page 1), NPO-46222.

Method and Circuit for In-Situ Health Monitoring of Solar Cells in Space

This method has application in solar arrays for powering unmanned vehicles.

John H. Glenn Research Center, Cleveland, Ohio

This innovation represents a method and circuit realization of a system designed to make in-situ measurements of test solar-cell operational parameters on orbit using readily available high-temperature and high-ionizing-radiation-tolerant electronic components. This innovation enables on-orbit in-situ solar-array health monitoring and is in response to a need recognized by the U.S. Air Force for future solar arrays for unmanned spacecraft. This system can also be constructed out of commercial-grade electronics and can be embedded into terrestrial solar power system as a diagnostics instrument.

This innovation represents a novel approach to I-V curve measurement that is remote sensing, nondestructive testing, high-resolution “through-the-wall” imaging, biomedical imaging, and detection of explosives and toxic biochemical agents.

This work was done by Jeffrey D. Wilson of Glenn Research Center and Christine T. Chevalier of Analex Corp. Further information is contained in a TSP (see page 1).

Inquiries concerning rights for the commercial use of this invention should be addressed to NASA Glenn Research Center, Innovative Partnerships Office, Attn: Steve Fedor, Mail Stop 4–8, 21000 Brookpark Road, Cleveland, Ohio 44135. Refer to LEW-18378-1.