Radiation Status of Sub-65 nm Electronics

Jonathan A. Pellish

Radiation Effects and Analysis Group
NASA Goddard Space Flight Center
Greenbelt, MD 20771 USA

Acknowledgements

- NASA Electronic Parts and Packaging (NEPP) Program
- Defense Threat Reduction Agency (DTRA)
- GSFC Radiation Effects and Analysis Group (REAG)
  - Melanie Berg, Mark Friendlich, Hak Kim, Ken LaBel, Paul Marshall, Chris Perez, Anthony Phan, and Christina Seidleck
- IBM Corp.
  - Dave Heidel and Ken Rodbell
- Intel Corp.
  - Balkaran Gill and Norbert Seifert
- Naval Research Laboratory
  - Steve Buchner, Hap Hughes, and Dale McMorrow
- Sandia National Laboratories
  - Paul Dodd, Marty Shaneyfelt, and Jim Schwank
- Texas Instruments
  - Rob Baumann, Xiaowei Deng, and Andrew Marshall
- Vanderbilt University
  - Nathaniel Dodds, Lloyd Massengill, Robert Reed, Ron Schrimpf, and Robert Weller
Introduction

• Ultra-scaled complementary metal oxide semiconductor (CMOS) includes commercial foundry capabilities at and below the 65 nm technology node

• Radiation evaluations take place using standard products and test characterization vehicles (memories, logic/latch chains, etc.)

• **NEPP focus is two-fold:**
  – Conduct early radiation evaluations to ascertain viability for future NASA missions – leverage commercial technology development
  – Uncover gaps in current testing methodologies and mechanism comprehension – early risk mitigation
Introduction

• Large source of collaboration with external partners (not all ≤ 65 nm):
  – Corporate
    • Cypress Semiconductor
    • IBM Corporation (presented here)
    • Intel Corporation (presented here)
    • Texas Instruments (presented here)
    • TowerJazz
    • STMicroelectronics
  – Government
    • Naval Research Laboratory
    • Sandia National Laboratories
  – University
    • Vanderbilt University
    • The Georgia Institute of Technology
    • Auburn University
    • Arizona State University
Introduction

NASA/GSFC REAG

Texas Instruments
- 45 nm CMOS*
- 28 nm CMOS*

*Taiwan Semiconductor Manufacturing Co.

IBM
- 45 nm SOI
- 32 nm SOI

SOI = silicon-on-insulator

Intel
- 45 nm CMOS
- 32 nm CMOS
Sub-65 nm CMOS

Description:

– Continue task to evaluate scaled CMOS technologies (< 65 nm) from IBM, Intel, and Texas Instruments,

– Determine inherent single-event effects (SEE) tolerance of Trusted Access Program Office (TAPO) product flows,

– Identify challenges for future SEE hardening efforts

– Investigate new SEE failure mechanisms and effects, and

– Provide data to NASA and DTRA modeling programs.

– Testing covers mostly non-destructive SEE using heavy ion and protons.

– Recent emphasis has been on low-energy proton soft errors induced by direct ionization.

FY11 Plans:

– IBM: continue analysis of FY10 45 nm SOI static random access memory (SRAM) data to assess role of proton direct ionization soft errors (both single and multi-bit); extend accelerated ground tests to 45 nm and 32 nm SOI latches; employ cold laser ablation and XeF\textsubscript{2} to yield advanced flip-chip sample preparation for low-energy protons and pulsed laser testing; extend studies to single-event transients pending test vehicle availability.

– Intel: continue FY10 evaluation of 45 and 32 nm test vehicles as available; make plans for evaluation of future technology nodes.

– TI: continue analysis of 45 nm data; support Vanderbilt efforts to gather single-event latchup (SEL) and exotic particle single-event upset (SEU) data; support modeling efforts; tapeout and complete test set design for 28 nm hardware.

Schedule:

– Quarterly status reports to NEPP and DTRA

– Test reports

– Updates to lessons learned

– Presentations at leading technical conferences

– Publications in journals and NEPP website

Deliverables:

– All tasks are currently ongoing

– Diamonds indicate completed or scheduled tests
Goals

• IBM Corporation
  – Gather first heavy ion and proton data sets on 32 nm SOI latches
  – Analyze low-energy proton data for latches and SRAM
  – Use low-energy proton data to develop a testing guideline

• Intel Corporation
  – Gather electron dose rate and gamma total ionizing dose data on 32 nm processors
  – Gather low-energy proton data on 45 and 32 nm test vehicles

• Texas Instruments
  – Continue investigation of layout dependence on heavy ion SEL in 45 nm CMOS
  – Support tapeout and subsequent testing of 28 nm test vehicles
Expected Impact to Community

• Encourage early-adoptions of advanced technologies
  – Promote technology development and leverage non-recurring engineering
• Identify new failure mechanisms
  – Reduce risk
  – Refine test methodologies and standards
• Strengthen existing and foster new relationships with industry
  – Maintain proactive (not reactive) stance for the radiation community
• Support Department of Defense foundry roadmaps for future rad-hard/tolerant devices
Status/Schedule

Acronyms Defined in Appendix if not Already Used

• IBM Corporation
  - Completed 32 nm SOI latch test set design
  - Completed initial 32 nm SOI latch heavy ion test (FY11 LBNL)
  - Completed initial 32 nm SOI low-energy proton test (FY11 UCD)
  - Completed additional low-energy proton and heavy ion testing of 45 nm SOI latches, including RHBD variant (FY11 UCD and LBNL)

• Texas Instruments
  - Supported additional SEL layout-dependence studies at the 45 nm node (FY11Q1-Q2)
  - Supported tapeout of 28 nm CMOS test vehicles (FY11Q3)

• Intel Corporation
  - Completed joint low-energy proton test of 32 and 45 nm CMOS test vehicles (FY11Q1 UCD)
  - Completed dose rate and total ionizing dose evaluation of 32 nm processor hardware (FY11Q2 NSWC/Crane & GSFC)
  - Continuing collaboration and look towards next technology node (FY11Q3-Q4, FY12)
Technical Highlights

65 nm Texas Instruments CMOS SRAM

Muons shown to cause soft errors in 65 nm CMOS SRAM
Simulations indicate no issue at nominal voltages for 65 and 45 nm technologies

Potential implications for terrestrial SER in technologies below the 45 nm node – direct ionization, just like protons

SER = soft error rate
Technical Highlights

28 nm TSMC (via TI) CMOS

- Texas Instruments (TI) provided Vanderbilt University (VU) 20 “A” size modules on 28nm CMOS TSMC process
- Each “A” module is 151×833 μm, twenty pads
- Vanderbilt team of four traveled to TI in Dallas April 3-11, 2011, to do layout with TI software
- All VU test modules will be relevant to understanding performance of advanced digital CMOS process in space
  - Heavy-ion testing for single event latchup
  - Characterization of two-photon laser beam area and intensity
  - Parasitic extraction for pulse capture of transistor currents from laser
- Other modules related to space environment performance:
  - Transistor arrays for total dose characterization
  - Structures for measuring extent of potential collapse of n- and p-well
  - Latches designed to reduce vulnerability to well potential collapse
- Tape-out was late April, delivery estimated September 2011
Technical Highlights
45 nm IBM SOI CMOS Latches

- Completed initial heavy ion characterization of 45 nm SOI latches
  - Size of latch stage and data pattern impact soft error cross section
  - Voltage dependence not shown


LET = linear energy transfer

Confirmed sensitivity of 45 nm SOI latches relative to 45 nm SOI SRAM cells. What about the effects of roll and tilt angle?
45 nm IBM SOI CMOS Latches

Technical Highlights

Strong roll angle sensitivity to low-LET ion for radiation-tolerant designs suggests accelerated testing considerations
Highly dependent on nodal spacing

Technical Highlights
32 nm IBM SOI CMOS Latches


Stacked latches increase SEU hardness with area penalties (similar to DICE latches) but lower power increase vs. DICE latches

DICE = dual-interlocked cell
Technical Highlights
32 nm IBM SOI CMOS Latches


- Redundant nodes increase SEU tolerance
  - Eliminate charge sharing and/or increase separation to increase tolerance
- Large tilt and roll angles can defeat hardening schemes; track radius effects become more significant for small geometries

Data at LBNL with a tilt of 70°
Technical Highlights

45 and 32 nm Intel CMOS

- Dual core i5 XEON microprocessor
  - Dose rate
  - Total ionizing dose
- 32 and 45 nm latch test structures
  - Low-energy proton testing
- Results from low-energy proton testing presented at 2011 Nuclear and Space Radiation Effects Conference

Ongoing collaboration working towards evaluating the next technology node (22 nm CMOS).
Technical Highlights

22 nm Intel CMOS


- Intel announced in May 2011 that they are going to FinFETs ("tri-gate") devices at 22 nm
- Processors with FinFETs roll out later this year according to IEEE Spectrum article

What are the implications for radiation effects on FinFETs with ultra large scale integration processor designs?

FinFET = fin field effect transistor
Technical Highlights

Bulk vs. SOI FinFET Pulsed Laser Data

Vanderbilt University


SOI FinFETs may be more advantageous than their bulk counterparts due to isolating effects of the buried oxide.
FY11 Publications

Selection of Well Contact Densities for Latchup-Immune Minimal-Area ICs


IC = integrated circuit

Impact of Spacecraft Shielding on Direct Ionization Soft Error Rates for Sub-130 nm Technologies

Jonathan A. Pellish, Member, IEEE, Michael A. Xapsos, Senior Member, IEEE, Craig A. Stauffer, Thomas M. Jordan, Member, IEEE, Anthony B. Sanders, Member, IEEE, Raymond L. Ladbury, Member, IEEE, Timothy R. Oldham, Fellow, IEEE, Paul W. Marshall, Member, IEEE, David F. Heidel, Senior Member, IEEE, and Kenneth P. Rodbell, Senior Member, IEEE

IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 57, NO. 6, DECEMBER 2010

- Layout guidelines for SEL immunity in scaled CMOS
- 3-D ray trace/reverse Monte Carlo techniques for rate calculations
  - Includes work on low-energy protons for SRAM and NAND flash

FY11 Publications

Muon-Induced Single Event Upsets in Deep-Submicron Technology

Brian D. Sierawski, Member, IEEE, Marcus H. Mendenhall, Member, IEEE, Robert A. Reed, Senior Member, IEEE, Michael A. Clemens, Student Member, IEEE, Robert A. Weller, Senior Member, IEEE, Ronald D. Schrimpf, Fellow, IEEE, Ewart W. Blackmore, Member, IEEE, Michael Trinczek, Member, IEEE, Bassam Hitti, Jonathan A. Pellish, Member, IEEE, Robert C. Baumann, Fellow, IEEE, Shi-Jie Wen, Rick Wong, and Nelson Tam

IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 57, NO. 6, DECEMBER 2010

– 1st experimental evidence that 65, 45, and 40 nm bulk CMOS SRAMs are susceptible to muon direct ionization – implications for ground-based systems as scaling continues
FY11 Presentations

FY11 Presentations


Plans (FY11/FY12)

Acronyms Defined in Appendix if not Already Used

- IBM Corp.
  - Continue 45 and 32 nm SOI SRAM and latch data analysis (FY11Q3-Q4, FY12)
  - Prepare test sets and experimental designs for 32 nm SOI transient measurement test vehicle (FY11Q3-Q4); commence testing in FY12
- Intel Corp.
  - Continue collaboration and make plans to evaluate additional processor hardware, test vehicles, and the next technology node
- Texas Instruments
  - Continue to support analysis of TAMU and LBNL SEL data on 45 nm CMOS test vehicles (FY11Q3-Q4)
  - Support additional testing and modeling efforts for 28 nm CMOS test vehicles (FY11Q3-Q4, FY12)
Additional Acronym Definitions

- FY = fiscal year
- LBNL = Lawrence Berkeley National Laboratory
- NAND = “Not AND”
- NSWC/Crane = Naval Surface Warfare Center – Crane Division
- SEE = single-event effect
- SEL = single-event latchup
- SEU = single-event upset
- TAMU = Texas A&M University
- TI = Texas Instruments
- TSMC = Taiwan Semiconductor Manufacturing Co.
- UCD = University of California at Davis
- VU = Vanderbilt University