For a source-follower signal chain, the ohmic drop in the selection switch causes unacceptable voltage offset, non-linearity, and reduced small signal gain. For an op amp signal chain, the required bias current and the output noise rises rapidly with increasing the array format due to a rapid increase in the effective capacitance caused by the Miller effect boosting up the contribution of the bus capacitance. A new switched source-follower signal chain circuit overcomes limitations of existing op-amp based or source follower based circuits used in column multiplexers and data readout. This will improve performance of CMOS imagers, and focal plane read-out integrated circuits for detectors of infrared or ultraviolet light.

28 Claims, 11 Drawing Sheets
<table>
<thead>
<tr>
<th>U.S. PATENT DOCUMENTS</th>
<th>OTHER PUBLICATIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

* cited by examiner
FIG. 4 (PRIOR ART)
FIG. 5 (PRIOR ART)
FIG. 6 (PRIOR ART)

FIG. 7 (PRIOR ART)
Switched in-column SF

HORIZONTAL BUS (voltage)

gain stage

FIG. 8 (PRIOR ART)

FIG. 9
FIG. 10
FIG. 11
FIG. 13
ANALOG BUS DRIVER AND MULTIPLEXER

CROSS REFERENCE TO RELATED APPLICATION

This application claims the benefit of U.S. provisional patent application Ser. No. 60/691,529, filed Jun. 17, 2005 for a "Linear and High-Speed Signal Chain for Readout Integrated Circuits and CMOS Imagers" by Bedabrata Pain, Bruce Hancock, and Thomas J. Cunningham, the disclosure of which is incorporated herein by reference for all purposes permitted by law and regulation.

STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT

Subject matter disclosed in this specification was supported at least in part through the performance of work under a NASA contract, and is subject to the provisions of Public Law 96-517 (35 U.S.C. §202) in which the Contractor has elected to retain title.

FIELD

The present disclosure relates to image sensors. In particular, it relates to the architecture of circuits for readout integrated circuits and CMOS imagers and more particularly to analog bus drivers and multiplexers.

BACKGROUND

The schematic block diagram of an image sensor is shown in FIG. 1. The image sensor may be an integrated visible CMOS imager or a readout integrated circuit (ROIC) for infrared (IR) or ultraviolet (UV) detectors. The particular image sensor shown in FIG. 1 is an integrated visible CMOS imager that comprises a two-dimensional (2-D) pixel array, one-dimensional array of column sample and hold circuits, and analog horizontal bus driver and multiplexer circuits. The row decoder and logic circuit arrays access the pixels in the pixel array for reading. If the image sensor is an ROIC, a two-dimensional pixel readout/multiplexer takes the place of a 2-D pixel array, because the sensing elements are usually on a separate chip from the electronics described here, but the rest of the circuits remain the same. The current disclosure relates primarily to the analog horizontal bus driver and multiplexer.

FIG. 2 shows the schematic for the CMOS imager/ROIC architecture with a source-follower per detector architecture. Individual pixels of the 2-D pixel array consist of a photodiode implemented with a reverse-biased p-n junction that is integrated on the same chip for a CMOS imager or hybridized to the ROIC; and a source follower comprised of transistors M14 (SF input FET), M16 (select FET), and M18 (reset FET).

The image sensor operates in a column-parallel fashion (i.e., a row at a time). To begin exposure, the pixels in a given row are reset by momentarily pulsing the line RST high. Following exposure, the pixels are readout in a row-at-a-time fashion. For readout, a row is selected by momentarily pulsing the line SEL high. The source follower output from each pixel belonging to the row is available over the column buses. The column-parallel outputs are sampled by an array of bottom-of-column capacitors (Ck) by pulsing the line SHS high. The pixels are then reset by momentarily pulsing the line RST high, and the resultant outputs are again sampled on another array of bottom-of-the-column capacitors (Ck) by pulsing the line SHR high. The difference of the sampled voltages in each column is the signal from each pixel, and is proportional to the charge accumulation on each photodiode.

The sampled voltages in each column (on the capacitors Ck and Ck) are scanned out by using an analog horizontal bus driver/multiplexer circuit. FIG. 3 shows a schematic of two analog bus driver/multiplexer circuits and 33. The capacitors C21, C25, and C26 in each column are buffered by the analog horizontal bus driver circuits 31 and 33. The output of the analog horizontal bus driver circuits 31 and 33 in each column drives the capacitance of the horizontal buses 35 and 37 which feed, respectively, output buffer amplifiers 38 and 39. The analog bus driver circuits 31 occur in pairs in order to differentially readout sampled voltages from bottom-of-column capacitors 21, 25, and 26 in each column.

For a large format array, the analog horizontal bus driver and multiplexer circuit 30 drives a large capacitance, and needs to have excellent linearity, large signal swing, high speed of operation, and near-ideal gain.

Accordingly, the two-dimensional pixel array is readout as follows in a typical CMOS imager or a focal-plane readout integrated circuit (IC). First, the outputs of a row of pixels are sampled in parallel at the bottom of the column. The sampled values are then scanned out using electronic amplifiers and buffer amplifiers. Analog column scanning determines the readout rate. FIGS. 4 and 5 show the two most common column amplifier schemes for reading out the pixel values.

Source-Follower Signal Chain


As shown in FIG. 4, the pixel values sampled at the bottom of the column are stored on capacitor C111 (Ck). The reference capacitors Ck, their associated FETs, and a horizontal bus are omitted for the sake of simplifying the diagram and discussion. The sampled values are then scanned using a switched source-follower circuit consisting of Mref as the input FET and as the selection switch FET 105 controlled by a column-decoded digital signal, and Mout as the load FET 115. While Mref and Mout are present in each column cell buffering the sample-and-hold capacitor, there is only one load FET 115 (Mout) since only one column is activated at a time during the scanning in order to provide a signal to the horizontal bus 112.

The same structure is duplicated in order to readout the signal in a differential fashion using the sample and hold capacitors (Ck) (not shown in FIG. 4 but shown in FIGS. 2 and 3). In that case, the bottom-of-the-column sample-and-hold capacitors 25 and 21 (Ck) consist of a pixel reference level (VR) and a signal level (Vk) corresponding to pixel potentials before and after photo-generated charges have been accumulated.

The output of a particular column n Vout(n) depends on the voltage drops across the FETs 105 (Mref) and 110 (Mout). In turn, they depend on the bias current Ibias and the width and length ratio (W/L) of the respective FETs. For a given bias current, Ibias, the output voltage for column of index n is given by:
3

\[ V_{out}(\alpha) = V_{out} = V_{C} + V_{o} + \sqrt{\frac{2I_{bias}}{\beta_f}} + \Delta V_{drop}(V_{C}) \]

where the index is dropped for simplicity, \( V_{C} \) is the sampled voltage on the capacitor \( C_{x} \), \( V_{o} \) is the threshold voltage of \( M_{p} \), \( W/L \) is the transistor width to length ratio, \( \Delta V_{drop} \) is the voltage drop across the drain and source of the switch FET \( M_{p} \), \( \beta_f \) is the transconductance factor for \( M_{p} \), \( \mu \) is the mobility of carriers in the channel, and \( C_{ox} \) is the oxide capacitance per unit area. Since \( 1_{bias} \) flows through the select FET 110 (\( M_{f} \))/, By adding the slewing and the linearity of carriers in the channel, and \( C_{ox} \) is the oxide capacitance per unit area. Since \( 1_{bias} \) flows through the select FET 110 (\( M_{f} \))/, by:

\[ I_{bias} = \beta_f \left| \frac{V}{L} \right| \]

where \( V \) is the voltage at the source of FET 105 (\( M_{f} \)) and is given by:

\[ V = V_{C} + V_{o} + \sqrt{\frac{2I_{bias}}{\beta_f}} = V_{out} - \Delta V_{drop}(V_{C}) \]

Assuming that the effective threshold voltage \( V_{tied} \) changes linearly with \( V_{SB} \) the source-to-body voltage (as shown in Equation 4—clearly an approximation introduced to simplify analysis), Equation 2 can be solved to yield (with \( \gamma \) being the FET body coefficient):

\[ V_{out} = \frac{1}{1 - \gamma} \left[ V_{o} - \frac{\gamma V_{SB}}{2} + \sqrt{V_{o}^2 + \left(1 - \frac{\gamma}{2}\right) V_{SB} - (\gamma + 2) V_{o} + \frac{2(1 - \gamma)I_{bias}}{\beta_f}} \right] \]

The response time is determined by the time required to charge the horizontal bus parasitic (\( C_{p} \)) and load capacitance (\( C_{L} \)), and depends on the bias current (\( I_{bias} \)) and the transconductance of the select FET 105 (\( M_{f} \)) and the channel resistance of the select FET 110 (\( M_{p} \)). By adding the slewing and the settling time together (assuming single pole response), the dependence \( I_{bias} \) on the column readout time (\( \Delta t_{read} \)) is given by:

\[ I_{bias} = I_{f} + I_{C} \left[ 1 + \sqrt{1 + \frac{4I_{bias}}{I_{C}}} \right] \]

\[ I_{f} = \frac{(C_{L} + C_{p})}{\Delta V_{drop} \cdot \gamma} \]

\[ I_{C} = \frac{(C_{C} + C_{p})}{\Delta V_{drop} \cdot \gamma} \]

\[ C_{p} = \frac{N_{p}}{W/L \cdot C_{ox} + C_{p}} \]

where \( C_{L} \) is the fixed load capacitance, and \( C_{p} \) is the bus capacitance, with \( C_{p} \) being the parasitic capacitance along the edge of the select FET 110 (\( M_{p} \)), and \( C_{p} \) is the parasitic capacitance independent of the select FET 110 (\( M_{p} \)). \( N_{p} \) is the number of columns, \( \frac{\gamma}{2} \) is the ratio of current between the output transient current and the bias current, \( V_{tied} \) is the width of the select capacitor 110 (\( M_{p} \)), and \( \gamma \) is the setting factor, that is the ratio of the settling time to the time constant (~7 for 0.1% accuracy).

As shown in Equations 4 and 5, both output voltage and readout time are strong functions of the bias current, as well as the size of the column of the FET's 105 and 110 (\( M_{f} \) and \( M_{p} \)). Equation 4 also shows that the transfer function is extremely non-linear, the non-linearity resulting from the voltage drop across the FET switch 110 (\( M_{p} \)). This voltage drop also causes a drastic reduction in the output signal swing. Finally, except in a handful of situations, for a given operating speed, an increase in the W/L ratio of the switch FET 110 (\( M_{p} \)) produces undesirable results: increase in both the required bias current and non-linearity, and reduction in the output voltage swing.

**OPAMP Signal Chain**

FIG. 5 shows a representative schematic of an opamp signal chain. The sample-and-hold capacitors 121 and 125 (\( C_{C} \) and \( C_{B} \)) are connected to the horizontal buses 135 and 137 through selection switches 128 (\( M_{p} \)). Unlike the source-follower signal chain described above, the horizontal buses 135 and 137 are held at a virtual ground via opamp feedback from the operational amplifier 131, and no dc current flows through the selection switches 128. Once a particular set of column capacitors are selected, the charge in the capacitor is transferred to the corresponding feedback capacitor 136 (\( C_{f} \)) through the feedback action, producing an output:

\[ V_{out} = V_{in} - V_{out} = \frac{C_{f}}{C_{f} + C_{f}} \cdot |V_{in} - V_{ref}| \]

where \( V_{out} \) is the output from the two sides of the differential signal chain, and \( V_{in} \) and \( V_{ref} \) are the sampled pixel outputs corresponding to the reset level and the signal level respectively as discussed above in connection with FIG. 2. A big advantage of the opamp signal chain is its ability to provide accurate voltage gain, as shown in Equation 6, the voltage gain being defined as two capacitor ratios that are easy to implement using standard Very Large Scale Integration (VLSI) layout techniques.

Since no dc current flows through the horizontal buses 135 and 137, the resistive drop issues are no longer of concern. However, the bus capacitance (\( C_{p} \)) significantly impacts the settling time through the Miller effect, causing a drastic increase in the opamp bias current with an increase \( C_{p} \). The Miller effect refers to the multiplication of the capacitance between input and output of an amplifier by a factor of \((1-A_{m})\), in which \( A_{m} \) is the open-loop voltage gain of the operational amplifier. The capacitance will charge and discharge with a current multiplied by \((1-A_{m})\).

Assuming that a single stage design is employed to implement the opamp, the dependence of the required bias current (\( I_{bias} \)) to the column readout time (\( \Delta t_{read} \)) is given by:

\[ I_{bias} = \beta_f \left[ \frac{V}{L} \right] \]
Reducing the voltage swing or transfer gain.

First, the opamp signal chain suffers from a larger increase due to the Miller Effect from the horizontal bus capacitance. This effect appears as a capacitance multiplier (see Equation 7). Therefore, for the value of $W_{sel}$, the effective bus capacitance seen by the opamp is larger than that seen by a source-follower circuit.

Secondly, an opamp based signal chain may provide increased pixel fixed pattern noise, if the capacitors on the two sides of the opamp (shown in FIG. 5) are not accurately matched. Thirdly, compared with that in a source follower circuit, noise in the opamp signal chain also increases as a result of the Miller Effect.

Thus, the problems can be summarized as follows.

1. For a source-follower signal chain, the ohmic drop in $M_{sel}$ causes unacceptably small voltage swing, large non-linearity, and reduced small signal gain at a given bias current as the frame-rate is increased, especially for large format arrays.

2. For an opamp signal chain, the output noise rises rapidly while frame rate drops rapidly (at a fixed bias current) with increasing the array format due to a rapid increase in the effective horizontal bus capacitance caused by the Miller effect.

SUMMARY

A switched source-follower design that does not require direct current current flow through the selection switch $M_{sel}$ solves the above-mentioned problems. It overcomes the limitations of existing opamp based or source-follower based circuits used in column multiplexers and data readout. The new signal chain circuit may be used to improve the performance of CMOS imagers or readout integrated circuits (ROIC) for infrared (IR) or ultraviolet (UV) detectors.

In an aspect of the circuits and methods disclosed herein, an analog bus driver and multiplexer circuit for a detector comprising an array of pixels is provided, the pixels being read out by columns, the circuit comprising a switched source-follower in each column connected by a bus common to the columns.

In another aspect of the circuits and methods disclosed herein, a detector of radiation is provided, comprising: an array of pixels, wherein the pixels are read out by columns; and at least one analog bus driver and multiplexer circuit for readout, the circuit comprising: a switched source-follower in each column connected to a bus common to the columns.

In yet another aspect of the circuits and methods disclosed herein, a method is provided for readout of a detector comprising a focal plane array of pixels, wherein the pixels are read out by columns, comprising the steps of: providing a switched source-follower in each column followed by a switched-capacitor gain stage common to the columns; sequentially reading out each column by switching the source-follower in each column to connect the source-follower to the bus.
lower output to a bus common to the columns; passing the source-follower output through the bus to the switched-capacitor gain stage.

In still another aspect of the circuits and methods disclosed herein, an analog bus driver and multiplexer circuit for an imager is provided, the circuit comprising: a plurality of columns, each column comprising a switched source-follower; and a switched capacitor gain stage common to the plurality of columns, each source follower being connected to the switched capacitor gain stage.

**BRIEF DESCRIPTION OF DRAWINGS**

The present invention will be understood and appreciated more fully from the following detailed description taken in conjunction with the drawings. The drawings are described below.

FIG. 1 is a schematic block diagram of an integrated visible CMOS imager or readout integrated circuit (ROIC) for infrared (IR) or ultraviolet (UV) detectors. FIG. 2 is a schematic for the CMOS imager/ROIC architecture with a source-follower per detector architecture. FIG. 3 is a schematic of two analog bus driver/multiplexer circuits. FIG. 4 is a schematic of a column source follower signal chain architecture. FIG. 5 is a schematic of an opamp signal chain architecture. FIG. 6 is a graph that shows the dependence of a p-channel source-follower output voltage (solid lines) on bias current Ib (dotted lines) on Msel width. FIG. 7 is a graph that shows the dependence of frame rate and output voltage for a source-follower signal chain as a function of Msel (for minimum length of Msel) for three different bias currents 0.1, 0.5, and 2 mA. FIG. 8 is a graph that shows the dependence of output voltage and gain on frame rate for a conventional source-follower driving a horizontal bus in which the bias currents are 0.1, 0.5, and 2 mA, respectively. FIG. 9 is a schematic of the architecture of a new column signal chain according to a preferred embodiment, namely a source-follower with access-switch based signal chain.

FIG. 10 is a schematic circuit diagram of the source-follower horizontal bus driver circuit of the preferred embodiment according to FIG. 9. FIG. 11 is a schematic circuit diagram of the source-follower horizontal bus driver circuit of the preferred embodiment according to FIG. 9, in which the polarity of the transistors is reversed.

**DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS**

In accordance with the present disclosure, an analog bus driver and multiplexer comprising a switched source-follower circuit architecture is provided. FIG. 9 shows the architecture of a switched source-follower bus driver 200 with access switches 215 for multiplexing to the horizontal bus 213. It consists of a new switched source-follower 210 in each column (called an in-column switched source to follower (“ICS2F”)) followed by a single switched capacitor gain stage 220. The switched capacitor gain stages consists of gain setting capacitors 222 ($C_g$) and 224 ($C_p$) and a high gain operational amplifier 226. This architecture overcomes the problems associated with the two signal chains (conventional source follower circuit and op-amp signal chain circuit) described earlier.

First, in this implementation, no dc current flows through the selection switch 215 ($M_{sel}$), and therefore this circuit does not suffer from ohmic drop issues that affect conventional source-follower based signal chains. By eliminating the ohmic drop in the multiplexing access switch 215, the output voltage swing is increased, non-linearity is eliminated, and the small signal gain will approach its ideal value—unity (see FIG. 13).

Secondly, since no dc current flows through the selection switch 215 ($M_{sel}$), its width can be reduced, minimizing the horizontal bus capacitance, and speeding up the circuit speed even with small bias currents.

Thirdly, there is only one switched capacitor gain stage 220 situated at the end of the horizontal bus. The input to the switched capacitor gain stage 220 is a capacitor 222 and the horizontal bus 213 carries voltage as opposed to charge (as was the case with the conventional opamp signal chain discussed earlier). Hence the bus charging and discharging is not slowed down by the Miller effect, allowing high speed horizontal bus driver circuit (source follower in this case) operation even with small bias currents.

FIG. 10 shows a preferred version of the schematic circuit diagram of the source-follower horizontal bus driver circuit. It consists of a switched source-follower 210 in each column formed by FETs 212 ($M_{RF}$), 214 ($M_{op}$), and 216 ($M_{RF}$). Unlike a conventional source-follower chain, the load FET 216 ($M_{RF}$) is in each column, and is selected by turning on the FET 214 ($M_{op}$). Since the load FET 216 is in every column, a power bus 211 runs across each column connecting to the sources of load FETs 216 in every column. The source of the FET 212 ($M_{RF}$) constitutes the output of the source-follower. Each column output is connected to the horizontal bus 213 through the composite access FET 218 ($M_{sel}$). Since the FETs 214 ($M_{op}$) and 218 ($M_{sel}$) are turned off when a column is not selected, the current draw is similar to that of a conventional source-follower signal chain, while the elimination of ohmic drop across the composite access FET 218 ($M_{sel}$) allows the width of the composite access FET ($M_{sel}$) to be reduced to a minimum, causing a significant reduction in the bus capacitance.

FIG. 11 shows a reversed polarity version 210' of the switched source-follower circuit shown in FIG. 10, in which each transistor is of opposite polarity to that shown in FIG. 10. Accordingly, the load FET 216' is connected to the ground bus 219 and the source-follower FET 212' connects to the power bus 211.

In an alternate arrangement, it is also possible to eliminate the power bus from running across all columns by moving the load FET out of the column and using a bias bus 217, as shown in the switched source-follower 210A shown in FIG. 12. In this case, the bus capacitance remains small like that in the circuit of FIG. 10, but the voltage drop across the FET 214 ($M_{RF}$) causes a reduction in voltage swing. The transistors in this circuit may have reversed polarity as explained in connection with FIG. 11.
The output of the source-follower circuit $210$ is given by:

$$V_{out} = V_c + V_n + \sqrt{\frac{2I_{bias}}{R_f}} \quad [9]$$

The response time is determined by the time required to charge the horizontal bus parasitic ($C_p$) and load capacitance ($C_{l, load}$) [equal to $C_s$ in FIG. 9], and depends on the bias current ($I_{bias}$) and the transconductance of the composite access FET $218$ $M_p$. By adding the slewing and the settling time together (assuming single pole response), the dependence $I_{bias}$ on the column readout time ($\Delta$ $t_{read}$) is given by:

$$I_{bias} = I_s + \frac{I_s}{2} \left(1 + \sqrt{1 + \frac{4I_s}{I_s}} \right) \quad [10]$$

In the circuit shown in FIG. 10, the noise contribution from the composite access FET $218$ ($M_{sel}$) is minimized as a result of elimination of dc current flow through it. Sampled noise in this circuit is determined by the load capacitance and transconductance of the input FET $M_{p}$. With the same sized input FET, noise in this circuit is smaller than that in the op amp signal chain by a factor $F_{op}$, where

$$F_{op} = \sqrt{\frac{C_l + C_f + C_g}{C_f + C_g + C_l}} \quad [11]$$

The reduction in noise in the source-follower signal chain is due to the absence of the Miller effect that increases op amp signal chain noise. Therefore, unlike that of opamp based signal chain, the Miller multiplier term is absent from both the bias current and noise, allowing the source-follower based signal chain to simultaneously run faster and have lower noise.

FIG. 13 shows the simulated dependence of frame rate and signal chain gain on the size or width (“$W_{sel}$”) of the select FET that connects. It indicates that of the three circuits, the switched source-follower circuit architecture (ICS2F) circuit (“sFA”) can operate with the highest frame rate (frames per second or “FPS”) for small $W_{sel}$, compared to the conventional source follower signal chain (“sF’”), while providing unity gain at different $W_{sel}$, as in the case of the conventional opamp signal chain circuit (“op’”). As expected, the frame rate for the ICS2F circuit reduces as $W_{sel}$ is increased. With increasing $W_{sel}$, the gain of a conventional source follower signal chain (“sF”) increases (approaches unity), but at the cost of vastly reduced frame rates.

In conclusion, the switched source-follower circuit architecture (ICS2F) circuit provides several advantages compared with the other two circuits.

Compared with a conventional source follower circuit, the switched source-follower circuit architecture (ICS2F) circuit provides higher operating speed, higher gain, improved linearity, and lower noise.

Similarly, compared with a opamp signal chain, the switched source-follower circuit architecture (ICS2F) circuit provides higher operating speed and lower noise.

While illustrative embodiments of the circuits and methods disclosed herein have been shown and described in the above description, numerous variations and alternative embodiments will occur to those skilled in the art and it should be understood that, within the scope of the appended claims, the invention may be practised otherwise than as specifically described. Such variations and alternative embodiments are contemplated, and can be made, without departing from the scope of the invention as defined in the appended claims. What is claimed is:

1. An analog bus driver and multiplexer circuit comprising:
   - an array of pixels, the pixels being read out by columns,
   - each column comprising a source follower connected to a first bus common to the columns through a selection switch, and
   - a load switch such that a biasing current generated through a second bus flows through the load switch and the source follower without flowing through the selection switch when a column is selected.

2. The analog bus driver and multiplexer circuit according to claim 1, wherein the load switch is a plurality of dedicated load switches, each dedicated load switch placed in a respective column.

3. The analog bus driver and multiplexer circuit according to claim 2, wherein the biasing current establishes a current path between the dedicated load switch and the source follower of a column when the column is selected, the current path being separate from a voltage output path of the selection switch.

4. The analog bus driver and multiplexer circuit according to claim 3, wherein the selection switch is connected between the load switch and the source follower.

5. The analog bus driver and multiplexer circuit according to claim 4, wherein the source follower, the selection switch and the load switch are field effect transistors (FET).

6. The analog bus driver and multiplexer circuit according to claim 5, wherein the selection switch is a composite access FET comprising an n-type FET and a p-type FET, the n-type FET being connected in parallel with the p-type FET.

7. The analog bus driver and multiplexer circuit according to claim 6, further comprising a transistor between the load switch and the source follower in a current path between the load switch and the source follower.

8. The analog bus driver and multiplexer circuit according to claim 7, wherein the second bus is a power bus.

9. The analog bus driver and multiplexer circuit according to claim 8, wherein the power bus is connected to the load switch.

10. The analog bus driver and multiplexer circuit according to claim 9, wherein a current path between the common load switch and the source follower of a column when the column is selected is separate from a voltage output path of the selection switch.

11. The analog bus driver and multiplexer circuit according to claim 10, wherein the load switch is a common load switch common to the columns.

12. The analog bus driver and multiplexer circuit according to claim 11, wherein a current path between the common load switch and the source follower of a column when the column is selected is separate from a voltage output path of the selection switch.

13. The analog bus driver and multiplexer circuit according to claim 12, wherein the common load switch is operated through a third bus.

14. The analog bus driver and multiplexer circuit according to claim 13, wherein the selection switch is connected
between the load switch and the source follower but outside the current path between the load switch and the source follower.
15. The analog bus driver and multiplexer circuit according to claim 14, wherein the source follower, the selection switch and the load switch are field effect transistors (FET).
16. The analog bus driver and multiplexer circuit according to claim 15, wherein the selection switch is a composite FET.
17. The analog bus driver and multiplexer circuit according to claim 11, further comprising a transistor between the load switch and the source follower in a current path between the load switch and the source follower.
18. The analog bus driver and multiplexer circuit according to claim 11, wherein the second bus is a power bus.
19. The analog bus driver and multiplexer circuit according to claim 18, wherein the power bus is connected to the common load switch.
20. The analog bus driver and multiplexer circuit according to claim 1, wherein the array of pixels is on a focal plane.
21. A detector of radiation comprising the analog bus driver and multiplexer circuit according to claim 1.
22. The detector of radiation of claim 21, wherein the array of pixels of the analog bus driver and multiplexer circuit is on a focal plane.
23. The detector of radiation of claim 22, further comprising a one-dimensional array of column sample and hold circuits, row decoder and logic circuit arrays, and column decoder and logic circuit arrays to access the pixels in the array of pixels for reading.
24. The detector of radiation of claim 21, wherein the source follower in each column of the analog bus driver and multiplexer circuit is connected to an operational amplifier.
25. The detector of radiation of claim 21, further comprising a Miller effect reducing capacitor and an operational amplifier having an operational amplifier input, wherein the source follower is connected to the first bus, and the Miller effect reducing capacitor is connected in series with the first bus and is connected to the operational amplifier input.
26. The detector of radiation of claim 25, wherein the Miller effect reducing capacitor is connected in series with the first bus on one end and is connected to the operational amplifier input on another end.
27. The detector of radiation of claim 25, wherein the Miller effect reducing capacitor is connected with the selection switch in each column of the array of pixels.
28. The analog bus driver and multiplexer circuit of claim 1 further comprising:
a switched capacitor gain stage common to the columns, each source follower being connected to the switched capacitor gain stage.
wherein the switched capacitor gain stage comprises an operational amplifier and wherein the source follower is connected through the operational amplifier to the first bus, the first bus being a voltage-carrying bus capacitively coupled to the operational amplifier.

* * * * *