Temperature Induced Voltage Offset Drifts in Silicon Carbide Pressure Sensors

R.S. Okojiea, D. Lukcob, V. Nguyenc, and E. Savrunc

aNASA Glenn Research Center, Cleveland, OH, USA
bASRC Research Corp., NASA Glenn Research Center, Cleveland, OH, USA
cSienna Technologies, Inc. Woodingville, WA, USA
telephone: 216-433-6522, email: robert.s.okojie@nasa.gov

Abstract

We report the reduction of transient drifts in the zero pressure offset voltage in silicon carbide (SiC) pressure sensors when operating at 600 °C. The previously observed maximum drift of ±10 mV of the reference offset voltage at 600 °C was reduced to within ±5 mV. The offset voltage drifts and bridge resistance changes over time at test temperature are explained in terms of the microstructure and phase changes occurring within the contact metallization, as analyzed by Auger electron spectroscopy and field emission scanning electron microscopy. The results have helped to identify the upper temperature reliable operational limit of this particular metallization scheme to be 605 °C.

Keywords: Silicon carbide, high temperature, pressure sensor, offset voltage drift, stability.

1. Introduction

Silicon carbide (SiC) is the choice semiconductor material for use as pressure sensors for extreme temperature applications (~600 °C), as has been previously demonstrated [1]. Compared to silicon, it has wider band gaps (2.9-3.2 eV, depending on polytype), near inert surface chemistry, superior thermomechanical properties, and functional piezoresistivity that extends beyond 600 °C [2, 3]. However, existing long term reliability challenges, largely due to drifting zero pressure offset voltage, \( V_{oz} \), have prevented its permanent insertion into operational systems. Previous efforts have been made to understand the mechanisms of drifting \( V_{oz} \) during high temperature operation with the goal of developing more stable and operationally functional pressure sensors [4-6]. The \( V_{oz} \) drift is unpredictable, which does not lend itself to active correction or temperature compensation. The drift becomes increasingly severe as sensors are pushed to operate in higher temperature regimes, leading to excessive measurement errors. These reports provided evidence that an expanded modification of the contact metallization stack with an increased number of diffusion barrier layers successfully reduced the drift. Because this \( V_{oz} \) drift phenomenon is largely driven by thermodynamic activities and reaction kinetics that are associated with the conducting elements that constitute the metallurgical junction with the semiconductor contact region, its resolution will require the stabilization of these mechanisms [7, 9]. Since it is desired to operate the pressure sensor at 600 °C and higher, it will require the utilization of materials that have near inert surface chemistry and metallization schemes that promote stable ohmic contact, limit intermetallic diffusion and phase formations, and are less susceptible to oxidation. Essentially, the active thermodynamic and kinetic drivers must be stabilized.

In this new report, we evaluated several SiC pressure sensors having the same metallization scheme at different temperature regimes to determine how the drift responds to temperature. The goal is to identify the upper operational temperature threshold of the sensors in the context of the current metallization scheme.

2. Sample preparation

Piezoresistive pressure sensors were fabricated in an n-type 4H-SiC epilayer that was homoepitaxially grown on a semi-insulating 4H-SiC wafer. Such a SiC-on-Insulator configuration ensures sensor operation beyond 600 °C with minimal junction leakage current. For the contact metallization, the piezoresistors were initially metallized with a stack of Ti (150 nm)/TaSi_2 (400 nm)/Pt (300 nm), as illustrated in Fig 1(a). After photolithographic pattern definition the Pt layer was etched in 10:9:1 mixture of H_2O:HCl:HNO_3 (aqua regia) at 67 °C for 8 minutes, then 70 °C for 35 seconds to create four contacts on the piezoresistors. This was the standard scheme used previously that did not completely prevent Au diffusion to the SiC interface, which compromise the integrity of the Ti ohmic contact to SiC [5, 6]. In this present work, it was necessary to increase the contact metallization stack with alternating layers of TaSi_2 and Pt, which, upon reacting to form multiple PtSi layers, would create an effective diffusion barrier against Au to the SiC interface. Therefore, another layer of TaSi_2 (400 nm) was deposited, at which point the underlying
TaSi₂ and the top TaSi₂ encased the etched Pt layer. This was followed by another contact pattern definition of the top TaSi₂ to align with the buried etched Pt layer. Etching of the now 800 nm field TaSi₂ and 150 nm Ti was performed with buffered oxide etch, followed by the first furnace anneal at 650 °C for 30 minutes in 5 slpm Ar ambient (see Fig. 1a). This anneal process formed the Ti ohmic contact to SiC and also TaSi₂/Pt/TaSi₂ zone reactions to form two layers of platinum silicide diffusion barriers against potential Au diffusion from the top.

Another deposition of TaSi₂ (100 nm)/Pt (200 nm)/TaSi₂ (400 nm)/Pt (300 nm) was performed, which was followed by a 2 μm aluminum (Al) deposition. Contact pattern was defined in Al and etched in H₃PO₄ at 50 °C for 4 minutes. The Al was used as etch mask to etch the TaSi₂ (100 nm)/Pt (200 nm)/TaSi₂ (400 nm)/Pt (300 nm) stack by reactive ion etching under the following set of conditions: Ar=140 sccm, SF₆=5 sccm, Pressure=25 mT, and Power=300 Wrf. The residual Al etch mask was stripped in H₃PO₄ and the wafer underwent a second furnace anneal as described above. Finally, Au deposition was performed, followed by bond pad definition and etching in H₂O:HCl:HNO₃ at 40 °C for 2 minutes. The Au was used to prevent the diffusion of oxygen from the top surface. The wafer was diced into individual chips, as shown in Fig. 1b, and some known good ones were selected and packaged. The maximum temperature during the packaging processes was 750 °C for a total of 30 minutes. The circuit schematic of the SiC pressure sensor depicting the closed Wheatstone bridge configuration used in the evaluation is shown in Fig. 1(c).

3. Sensor Evaluation

The packaged sensors were divided into three batches, with each batch evaluated at different temperatures. Sensors 195 and 196 were initially soaked between 700 °C and 735 °C for 24 hours, followed with a longer thermal soak at 635 °C. Sensors 197-199 were soaked at constant temperatures between 680 °C and 700 °C and sensors 200-202 between 605 °C and 615 °C. The temperature spreads were due to the non uniform temperature distribution in the oven. During thermal soaking, the resistances of individual piezoresistive sensing elements on the Wheatstone bridge configured sensors were measured with a Keithley 270A I-V curve tracer when appreciable changes in the $V_{ac}$ were observed. The $V_{ac}$ was digitally acquired during thermal soak every 20 minutes. By measuring the resistance at key times, a correlation could be drawn between the transient $V_{ac}$ drift and resistance changes. It could then be directly associated with the thermodynamic and kinetic reactions occurring within the contact metallization.

In a parallel evaluation, five unpackaged sensors from the same wafer were used as trackers for failure analyses after thermal treatment. All five tracker sensors were initially annealed at 750 °C in air for 30 minutes to simulate the maximum temperature during packaging. This was followed by thermal treatment under conditions similar to the packaged 202 sensor. One tracking sensor was extracted from the oven whenever a large relative change in the $V_{ac}$ of a packaged sensor was observed. The key difference between the tracking sensors and packaged sensors was that the contact metallization of the former was exposed to oven atmosphere while the contact metallization of the latter was in a hermetically sealed package. This meant that the tracking sensors experienced the worse case conditions.

4. Results and Discussions

The circuit schematic of the SiC pressure sensor depicting the closed Wheatstone bridge configuration used in the evaluation is depicted in Fig. 1(c). The $V_{ac}$ plots of sensors 195-196, 197-199, and 200-202 as functions of time at elevated temperatures are shown in Figs. 2(a), (b), and (c), respectively. Sensors 195-196 were initially soaked at between 700 and 735 °C for the first 24 hours, after which the temperature was dropped to 635 °C for the remaining duration of the test. These two sensors, as indicated by the large changes of $V_{ac}$ shown in Fig. 2(a), failed within the first few hours. Sensors 197 and 199 that were treated between 680 and 700 °C also failed, but a little later {see Fig. 2(b)}. While the $V_{ac}$ of sensor 199 did not run away, it, however, went through large swings and stability was never achieved. Failure was manifested by the gradual non-linearity observed in the I-V characteristics in all the five sensors in the course of time. In contrast, the recorded $V_{ac}$ drift of sensor 200 (615 °C) after 450 hours was 25 mV before rolling...
off to failure (see Fig 2(c)). The time of failure of this sensor coincided with the rapid increase of the bridge resistance, as seen in Fig. 3(a). Ideally, a flat $V_{oc}$ response is achieved if the four resistors, $R_1$ to $R_4$, remain relatively unchanged at temperature. The smallest deviation from previous values is reflected as drift in the $V_{oc}$. In the case of sensor 201 (612 °C), the maximum $V_{oc}$ drift was 30 mV after 450 hours, beyond which it gradually increased. The resistor-time characteristics shown in Fig. 3(b) indicated small changes up to 450 hours, after which a higher rate of increase was observed. This transition point, for all practical purposes, coincided with the upward $V_{oc}$ drift seen in Fig. 2(c). Sensor 202 (605 °C) offered the most promising result in that the maximum $V_{oc}$ drift after 450 hours was about 10 mV, and slightly above 15 mV after 700 hours. The result is also reflected in the characteristics of the bridge resistance elements seen in Fig. 3(c), which showed smaller relative changes from previous values compared to sensors 200 and 201. Based on prior reported results [4-6], it is believed that the improved performance of sensor 202 was due to the fact that it experienced the lowest temperature (605 °C).

![Fig. 2: Offset voltage drift characteristics of a) sensors 195 and 196 between 700 °C and 735 °C for 24 hours before dropping to 635 °C, b) sensors 197-199 between 680 and 700 °C, c) sensors 200-202 between 605 °C and 625 °C.](image)

![Fig. 3: Wheatstone bridge resistance values measured at between 605 °C and 615 °C of a) sensor 200, b) sensor 201, and c) sensor 202. Degradation of resistance occurred earlier as temperature increased.](image)

### 5. Failure Analyses

The Auger electron spectroscopy (AES) depth profile analysis of the unpackaged tracking sensor initially annealed at 750 °C is shown in Fig. 4(a), and the corresponding field emission scanning electron microscopy (FE-SEM) image of the cross section in Fig. 4(b). From the AES analysis, the PtSi zone reactions are well defined. No significant Au migration through the first PtSi layer is observed, thus further confirming the diffusion barrier property of PtSi against Au reported earlier [4, 5]. The observed oxygen peak at about 1600 nm was due to a thin oxide layer that formed after the first furnace anneal. The oxygen peak coincides with the dark line seen in the cross section FE-SEM image of Fig. 4(b). After 400 hrs at 605 °C, another tracking sensor was extracted from the oven and analyzed, the AES and FE-SEM results of which are shown in Fig. 5(a) and (b), respectively. As expected, the diffusion of oxygen from the top surface was blocked by Au while the diffusion of Au was prevented by the...
The high density of grain boundaries in the bottom metal stack. No significant microstructural changes are seen in the top set of metallization stack.

Topmost PtSi barrier layer. The oxygen peak in the film previously observed in Fig. 4(a) has broadened due to tailing caused by sample roughness. The migration of Pt toward the SiC interface is observed. After 500 hours, however, the analyses of another tracking sensor revealed dramatic changes in the elemental concentration and film microstructure, as can be seen in Figs. 6(a) and (b) of the AES and FE-SEM profiles, respectively. A high concentration of oxygen is observed to grow at the interface between the first deposited TaSi₂ and Pt layers. A review of fabrication process steps revealed that an over etching error at that interface resulted in the infiltration of oxygen between the layers, after which subsequent oxidation during thermal treatment induced stresses in the films that resulted in the observed warpage and delamination. From this interface oxidation proceeded both inwardly and outwardly, but the latter progression was eventually stopped while the former continued toward the SiC interface. There was no mechanism in place to promote the outward oxidation, since the immediate layer above is less susceptible to oxidation. Also dramatic microstructural changes had occurred in the metallization between 400 and 500 hours, specifically within the initially deposited Ti/TaSi₂/Pt stack. In contrast to the relatively well defined reaction zones after 400 hours, as seen in Fig. 5, the elemental characteristics and the microstructure texture seen in Fig. 6 after 500 hours revealed significant intermixing, high density of grain boundaries, and out diffusion of free Ti. The out diffusing free Ti was the result of the gradual decomposition of Ti₅Si₃ by inward migrating Pt. The eventual interaction between Ti and oxygen through grain boundaries would certainly accelerate the oxidation process inward. Therefore, considering the coincidence in time between when the changes in the contact microstructure occurred and when the sensor resistances and $V_{oc}$ drift values started increasing at higher rates, the failure could be partially attributed to the oxidation process. Also, between 400 and 500 hours excess Pt had migrated close to the SiC interface. The presence of platinum silicide at the n-type SiC interface is known to cause rectification or non-linear behavior, considering that the work functions of silicides of platinum are higher than the work function of n-type SiC [10, 11].

It is evident that the presence of oxygen and Pt at or near the SiC interface between 400 and 500 hours coincided with the accelerated changes in the bridge resistance and the $V_{oc}$ that were observed. After 800 hours, little change was observed in the AES and FE-SEM profiles, as seen in Figs. 7(a) and (b), respectively. Remarkably, the diffusion of Au was prevented during the entire test duration by the topmost layer of PtSi. Also of significance was the prevention of oxygen diffusion into the contact from the top by Au.

6. Conclusion

Based on the resistance measurements and materials analyses, a correlation was established between changes in the zero pressure offset voltage, bridge resistance, and temperature. For the metallization scheme used in this work, it was shown that the transient drift in the offset voltage decreased with decreasing temperature. It also revealed that the stability of the sensors is strongly tied to the thermodynamic activities occurring within the sensor metallurgical reaction zones and at the SiC interface. The migration of oxygen and Pt toward the SiC
interface was determined to be the primary failure mechanism. The effects of these mechanisms were manifested electrically by the gradual non-linearity observed in the resistor I-V characteristics over time at temperature. It is believed that the magnitude of the drifts would be less in the absence of the fabrication process error that introduced oxygen.

While efforts are underway to reduce the drift further, the upper operating temperature limit for this metallization is considered to be 605 °C.

7. Acknowledgement
This work was funded by the Supersonic Project of the NASA Fundamental Aeronautics Program and the Environmentally Responsive Aviation Program.

8. References