Processing and Prolonged 500 °C Testing of 4H-SiC JFET Integrated Circuits with Two Levels of Metal Interconnect

David J. Spry\textsuperscript{1}, Philip G. Neudeck\textsuperscript{1}, Liangyu Chen\textsuperscript{2}, Dorothy Lukco\textsuperscript{3}, Carl W. Chang\textsuperscript{3}, Glenn M. Beheim\textsuperscript{1}, Michael J. Krasowski\textsuperscript{1}, and Norman F. Prokop\textsuperscript{1}

\textsuperscript{1}NASA Glenn Research Center
\textsuperscript{2}Ohio Aerospace Institute
\textsuperscript{3}Vantage Partners LLC
SiC Electronics Benefits to NASA Missions

Intelligent Propulsion Systems

“GEER” Venus Test Chamber

Hybrid Electric Aircraft

Venus Exploration

NASA GRC’s internal research effort has been to focus on durable integrated circuits at 500 °C for > 3000 hrs.
Past work with single layer of interconnect

- Differential amplifier made in 6H-SiC operated 6519 hours at 500 °C in air ambient[1].
- Complexity limited. Only 2 transistors and 3 resistors.
- JFET approach good for minimizing gate leakage at 500 °C.

Two levels of metal interconnect

Processing enhancements for conformal processing on topology.

- Proximity sputtering of TaSi$_2$ (21mm target to substrate spacing).
- LPCVD tetraethyl orthosilicate (TEOS) deposited 720 °C.
- Design rules for thick dielectrics and metal traces.

Enables crisscrossing traces and on chip capacitors. Now 4H-SiC JFET
New high-T packaging (32 pins)

• A new 32 pin package and circuit board was developed by Dr. Liangyu Chen for testing.
• Devices were tested without lid in air ambient at 500 °C (as seen in photo).
• 13 chips high-T package tested to date.
• Hundreds of die wafer probed at RT.
Logic gates – 500 °C test results

- A 3 stage ring oscillator (shown at right) lasted over 3000 hours at 500 °C.
- Differences in lifetime most likely due to processing non-idealities discussed in a separate paper at this conference [2].
- Two individual NOT circuits of different designs functioned 1160 hours and 2720 hours at 500 °C.
- AND and NOR gates functioned 220 hours and 240 hours at 500 °C, respectively.
- Separate set of NOT, NAND, and NOR circuit tied to a common input failed after 25 hours at 500 °C.

Ring oscillators – 500 °C results

• 500 °C testing of four different designs of oscillators.
• Two fail in less than 200 hours.
On chip capacitor - test results

- Leakage current of a 15 pf capacitor with an area of 0.5mm$^2$.
- 500 °C Durability testing was 50% duty cycle 50V/0V with 20 hour stress cycles.
- Classic bathtub curve shape, but is really burn and failure.
D to A (4-Bit) IC

- Even more complex circuits than the ring oscillators worked at 500 °C, but with lower room temperature yields and 500 °C durability.

- D to A was part of a larger A to D IC, but mask layout error caused other sections not to working.

- The two layer interconnects allows for simpler and denser routing with VSS, VDD, and GND bus lines.
D to A (4-bit) IC

- D to A operated for 10 hours at 500 °C.
- Note: normally on 4H-SiC JFETs ICs are designed for negative voltage logic signals.

4-Bit Digital to Analog SiC JFET IC
\( T = 500 \, ^\circ C \) Test Waveforms

- Output
- D0 IN (-5V*)
- D1 IN (-10V*)
- D2 IN (-15V*)
- D3 IN (-20V*)

DC Probe Signal (V)

-1 V to -5 V logic

Time (sec)
Address Decoder and RAM ICs

- Both were part of 4x4 (16 bit) test memory IC, but sodium contamination prevented read amplifiers from working at high-T.

- Note: VSS, VDD, and GND have vertical and horizontal bus lines. The vertical bus lines were not permitted over device area and had multiple bond pads on both sides of the die.

- Note: the gray speckle in the field is the backside contact.

Traces enabling testing of RAM cell (3-3) without working sense amps.

4-Bit Address Decoder (24 Transistors)

RAM Cell (3-3) (6 Transistors/bit)
Address Decoder IC

• 4-Bit Address Decoder operated for 120 hours at 500 °C.

-1 V to -5 V logic
RAM Cell 500 °C Demonstration

- One SRAM Cell (3-3) connected to bond pad for direct voltage measurement.
- Wordlines driven by Address Decoder IC
- Cell Read & Write only when addressed (by Wordline3).
- The SRAM cell operated at 500 °C for 9.5 hours.

~0 V to -5 V logic
Summary

• This work demonstrates the possibility of 4H-SiC JFET circuits with multilayer interconnects achieving prolonged operation at 500 °C in air ambient.

• Further process improvements and design rule changes will be needed to make larger-scale multilayer interconnect integrated circuits routinely function at these extreme temperatures for even longer time periods.

• Once larger-scale multilayer interconnect circuits have been fabricated with sufficient yield, more thorough reliability testing involving various temperatures, gas environments, and thermal cycling is planned.
Acknowledgements

Funded by NASA Transformative Aeronautics Concepts Program

HX5 Sierra
• Kelley Moses
• Jose Gonzalez
• Michelle Mrdenovich

NASA Glenn Research Center
• Gary Hunter
• Robert Buttler
• Roger Meredith

Case Western Reserve University
• Amir Avishai
## Integrated circuits in fabrication

<table>
<thead>
<tr>
<th>Circuit</th>
<th>Inputs</th>
<th>Outputs</th>
<th>Transistors, I/O Pads</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>4-Bit A/D</td>
<td>Analog voltage signal, optional external clock, output type select</td>
<td>4 bit parallel digital latch, pulse width modulated (PWM)</td>
<td>203 JFETs, 23 I/Os</td>
<td>Internal ring-oscillator clock circuit</td>
</tr>
<tr>
<td>4X4 Bit Static RAM</td>
<td>Read, Write, Data Lines, Address Lines</td>
<td>4 bit parallel digital latch, pulse width modulated (PWM)</td>
<td>220 JFETs, 30 I/Os</td>
<td>Address decoder, sense amplifiers</td>
</tr>
<tr>
<td>Source Separation Sensor</td>
<td>Capacitive sensor</td>
<td>Frequency modulated with address code</td>
<td>301 JFETs, 20 I/Os</td>
<td>Each sensor signal is tagged with unique address code</td>
</tr>
<tr>
<td>Signal Transmitter</td>
<td></td>
<td>Frequency modulated signals (up to 500 MHz)</td>
<td>10-12 JFETs, 6 I/Os</td>
<td>On-chip large transistors for power amplification</td>
</tr>
<tr>
<td>Ring Oscillators</td>
<td>Capacitive sensors</td>
<td>Frequency modulated signals (up to 500 MHz)</td>
<td>10-12 JFETs, 6 I/Os</td>
<td></td>
</tr>
<tr>
<td>Binary Amplitude Modulation</td>
<td>Low power binary signal</td>
<td>High-Power RF signal to antenna</td>
<td>10 JFETs</td>
<td>Could connect with PWM from A/D</td>
</tr>
<tr>
<td>RF Transmitter</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Op Amp, 2-Stage</td>
<td>Differential</td>
<td>Voltage gains to 50 w/ on-chip resistors</td>
<td>10 JFETs</td>
<td>For piezoresistive SiC pressure sensors</td>
</tr>
<tr>
<td>4-Bit D/A</td>
<td>4 digital</td>
<td>1 analog</td>
<td>20 JFETs</td>
<td></td>
</tr>
</tbody>
</table>