INTEGRATED MULTI-COLOR LIGHT EMITTING DEVICE MADE WITH HYBRID CRYSTAL STRUCTURE

Applicant: The United States of America as represented by the Administrator of the National Aeronautics and Space Administration, Washington, DC (US)

Inventors: Yeonjoon Park, Yorktown, VA (US); Sang Hyouk Choi, Poquoson, VA (US)

Assignee: The United States of America as represented by the Administrator of the National Aeronautics and Space Administration, Washington, DC (US)

Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

Appl. No.: 15/264,083
Filed: Sep. 13, 2016

Prior Publication Data

Related U.S. Application Data
Division of application No. 14/279,614, filed on May 16, 2014, now Pat. No. 9,455,374.

Int. Cl.
H01L 33/00 (2010.01)
H01L 33/08 (2010.01)

U.S. Cl.
H01L 33/0075 (2013.01); H01L 27/15 (2013.01); H01L 33/007 (2013.01);

Field of Classification Search
None

See application file for complete search history.

References Cited
U.S. PATENT DOCUMENTS
7,045,375 B1 5/2006 Wu et al.

OTHER PUBLICATIONS

Primary Examiner — Khaja Ahmad
Attorney, Agent, or Firm — Jennifer L. Riley

ABSTRACT
An integrated hybrid crystal Light Emitting Diode ("LED") display device that may emit red, green, and blue colors on a single wafer. The various embodiments may provide double-sided hetero crystal growth with hexagonal wurtzite III-Nitride compound semiconductor on one side of (0001) c-plane sapphire media and cubic zinc-blended III-V or II-VI compound semiconductor on the opposite side of c-plane sapphire media. The c-plane sapphire media may be a bulk single crystalline c-plane sapphire wafer, a thin free standing c-plane sapphire layer, or crack-and-bonded c-plane sapphire layer on any substrate. The bandgap energies and lattice constants of the compound semiconductor alloys may be changed by mixing different amounts of ingredients of the same group into the compound semiconductor. The bandgap energy and lattice constant may be engineered by changing the alloy composition within the cubic group IV, group III-V, and group II-VI semiconductors and within the hexagonal III-Nitrides.

9 Claims, 7 Drawing Sheets
Related U.S. Application Data

(60) Provisional application No. 61/824,017, filed on May 16, 2013.

(51) Int. Cl.
H01L 33/16 (2010.01)
H01L 27/15 (2006.01)

(52) U.S. Cl.
CPC ...... H01L 33/0066 (2013.01); H01L 33/0087 (2013.01); H01L 33/08 (2013.01); H01L 33/16 (2013.01)

(56) References Cited

U.S. PATENT DOCUMENTS

7,767,479 B2 8/2010 El-Ghoroury et al.
7,769,135 B2 8/2010 Park et al.
8,044,294 B2 1/2011 Park et al.
8,058,802 B2 11/2011 Li et al.
8,226,767 B2 7/2012 Park et al.
2011/0014739 A1 1/2011 Kondakov
2013/0286634 A1* 10/2013 Lo ....................... H01L 33/0062

* cited by examiner
Rhombohedral III-V Or II-VI
(E.g., Cubic-Rhombohedral Compound Semicon ductor Alloy, Such As AlGaInP or AlGaInAs)

2\textsuperscript{nd} growth on other side of c-plane sapphire

\textbf{Trigonal Sapphire}
(E.g., c-plane sapphire)

1\textsuperscript{st} growth on one side of c-plane sapphire

\textbf{Hexagonal III-Nitride}
(E.g., Hexagonal AlGaInN)

\textbf{FIG. 1}
(a) Bandgap Engineering with Diamond (IV) and Zinc-Blende Structures (II-VI), Cubic

(b) Bandgap Engineering with Wurtzite and Hexagonal Structures

The world's first 1.55 μm optical fiber semiconductor communication laser diode.
Provide C-Plane Sapphire Wafer and Prepare C-Plane Sapphire Wafer for Epitaxial Growth (e.g., degrease and clean C-Plane Sapphire)

Deposit Heat Absorbing Layer on First Side of C-Plane Sapphire Wafer

Heat Substrate of C-Plane Sapphire Wafer to Selected Temperature and Grow Epitaxial AlN, GaN, InN, AlGaN, GaInN, and/or AlGaInN Layers with Proper Dopants in Selected Layer Structures on Second Side of C-Plane Sapphire Wafer

Provide Proper Dopants to Layers

Deposit Protective Layer (e.g., Silicon Oxide, Silicon Nitride, AlN, or Al₂O₃) to Seal and Isolate III-Nitride Layers

Remove Heat Absorbing Layer on First Side of C-Plane Sapphire Wafer

Prepare First Side of C-Plane Sapphire Wafer for Rhombohedral III-V or II-VI Epitaxial Growth and Grow Rhombohedrally Aligned III-V or II-VI Compound Semiconductor Layers in Selected Layer Structures on First Side of C-Plane Sapphire Wafer

Provide Proper Dopants to Layers

Deposit Protective Layer (e.g., Silicon Oxide, Silicon Nitride, AlN, or Al₂O₃) to Seal and Isolate Rhombohedral III-V or II-VI Layers

Remove Protective Layer from III-Nitride Layers, Form Device Areas, and Form Electrodes to Fabricate III-Nitride LED Device Structure

Deposit Protective Layer over III-Nitride LED Device Structure

Remove Protective Layer from Rhombohedral III-V or II-VI Layers, Form Device Areas, and Form Electrodes to Fabricate III-V or II-VI LED Device Structure
Protection Layer OR Transparent Electrode

N-type (e.g., AlGaN, AlGaN, GaN, etc.)

Intrinsic (e.g., InGaN, AlGaN, etc.)

P-type (e.g., AlGaN, AlGaN, GaN, etc.)

Intrinsic (e.g., InGaN, AlGaN, etc.)

N-type (e.g., AlGaN, AlGaN, GaN, etc.)

Trigonal c-plane Sapphire (Transparent)

N-type (e.g., AlGaN, etc.)

Intrinsic (e.g., AlGaN, etc.)

P-type (e.g., AlGaN, etc.)

Protection Layer OR Metal Electrode

Electron, negative charge carrier

Hole, positive charge carrier

FIG. 4
FIG. 5

- Blue Light
- Red Light
- Green Light

500

502

+ Blue Pixel +

504

+ Green Pixel -

400

420a

412

N-type

410

Intrinsic

408a

P-type

408b

Intrinsic

406a

N-type

404

Trigonal c-plane Sapphire (Transparent)

402

506

- Red Pixel +

414

N-type

416

Intrinsic

418

P-type

420b

Transparent Electrode

420a

Transparent Electrode

Metal Electrode 422
<table>
<thead>
<tr>
<th>Protection Layer OR Transparent Electrode</th>
<th>620</th>
</tr>
</thead>
<tbody>
<tr>
<td>P-type (e.g., AlGaN, AlGaN, GaN, etc.)</td>
<td>608</td>
</tr>
<tr>
<td>Intrinsic (e.g., InGaN, AlGaN, etc.)</td>
<td>606</td>
</tr>
<tr>
<td>N-type (e.g., AlGaN, AlGaN, GaN, etc.)</td>
<td>604</td>
</tr>
</tbody>
</table>

| Trigonal c-plane Sapphire (Transparent) | 602 |

<table>
<thead>
<tr>
<th>P-type (e.g., AlGaP, etc.)</th>
<th>610</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intrinsic (e.g., AlGaInP, etc.)</td>
<td>612</td>
</tr>
<tr>
<td>N-type (e.g., AlGaP, etc.)</td>
<td>614</td>
</tr>
<tr>
<td>Intrinsic (e.g., AlGaInP, etc.)</td>
<td>616</td>
</tr>
<tr>
<td>P-type (e.g., AlGaP, etc.)</td>
<td>618</td>
</tr>
<tr>
<td>Protection Layer OR Metal Electrode</td>
<td>622</td>
</tr>
</tbody>
</table>

**FIG. 6**
Green Light  Blue Light  Red Light

Transparence 702

P-type 608
Intrinsic 606
N-type 604
Trigonal c-plane Sapphire (Transparent) 602
P-type 610
Intrinsic 612
N-type 614
Metal 622a Electrode
Intrinsic 616
P-type 618
Metal 622b Electrode

+ Green Pixel - 704
+ Blue Pixel - 702
- Red Pixel + 708

FIG. 7
INTEGRATED MULTI-COLOR LIGHT EMITTING DEVICE MADE WITH HYBRID CRYSTAL STRUCTURE

CROSS REFERENCE TO RELATED APPLICATIONS

This patent application is a divisional of U.S. patent application Ser. No. 14/279,614 filed May 16, 2014 titled “INTEGRATED MULTI-COLOR LIGHT EMITTING DEVICE MADE WITH HYBRID CRYSTAL STRUCTURE”, which claims the benefit of priority to U.S. Provisional Application No. 61/824,017 filed on May 16, 2013 titled “INTEGRATED MULTI-COLOR LIGHT EMITTING DEVICE MADE WITH HYBRID CRYSTAL STRUCTURE”. The entire contents of each of the foregoing applications are hereby incorporated by reference in their entireties.

STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT

The invention described herein was made in the performance of work under a NASA contract and by an employee of the United States Government and is subject to the provisions of Public Law 96-517 (35 U.S.C. §202) and may be manufactured and used by or for the Government for governmental purposes without the payment of any royalties thereon or therefore. In accordance with 35 U.S.C. §202, the contractor elected not to retain title.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a hybrid crystal light emitting diode (“LED”) display device and more particularly to a hybrid crystal LED display device that may emit red, green, and blue colors on a single wafer.

2. Description of the Related Art

Today’s Light Emitting Diodes (“LEDs”) are built with many compound semiconductors with type-I direct bandgap energies of two different crystal structures. While red, orange, yellow, yellowish green, and green LEDs are commonly made with III-V semiconductor alloys of aluminum gallium indium phosphide (AlGaInP) and aluminum gallium indium arsenide (AlGaInAs) with cubic zinc blende crystal structures, the higher energy colors such as green, blue, purple, and ultra-violet (“UV”) LEDs are made with III-V compound semiconductors of AlGaInN alloys with hexagonal wurtzite crystal structures. Because the atomic crystal structures are different for red LED and green/blue LEDs, the integration and fabrication of these red and green/blue semiconductor LEDs as individual red (“R”), green (“G”), blue (“B”) pixels on one wafer has been extremely difficult.

BRIEF SUMMARY OF THE INVENTION

The various embodiments provide an integrated multi-color light emitting device (e.g., a light emitting diode (“LED”)) with a hybrid crystal structure and methods for making the same. Various embodiments may provide an integrated hybrid crystal Light Emitting Diode (“LED”) display device that may emit red, green, and blue colors on a single wafer. The various embodiments may provide double-sided hetero crystal growth with hexagonal wurtzite III-Nitride compound semiconductor on one side of (0001) c-plane sapphire media and cubic zinc-blended III-V or II-VI compound semiconductor on the opposite side of c-plane sapphire media. In various embodiments the c-plane sapphire media may be a bulk single crystalline c-plane sapphire wafer, a thin free standing c-plane sapphire layer, or crack-and-bonded c-plane sapphire layer on any substrate. In various embodiments the bandgap energies and lattice constants of the compound semiconductor alloys may be changed by mixing different amounts of ingredients of the same group into the compound semiconductor. In various embodiments the bandgap energy and lattice constant may be engineered by changing the alloy composition within the cubic group IV, group III-V, and group II-VI semiconductors and within the hexagonal III-Nitrides.

These and other features, advantages, and objects of the present invention will be further understood and appreciated by those skilled in the art by reference to the following specification, claims, and appended drawings.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

The accompanying drawings, which are incorporated herein and constitute part of this specification, illustrate exemplary embodiments of the invention, and together with the general description given above and the detailed description given below, serve to explain the features of the invention.

FIG. 1 illustrates a double sided hetero crystal structure with the hexagonal wurtzite AlGaInN structure on one side of the c-plane sapphire and the cubic zinc blende III-V or II-VI compound semiconductor, such as AlGaInP or AlGaInAs on the other side of the c-plane sapphire;

FIGS. 2A and 2B show the two distinct bandgap engineering diagrams in which the bandgap energies and the lattice constants of the compound semiconductor alloys may be changed by mixing different amounts of ingredients of the same group into the compound semiconductor;

FIG. 3 is a process flow diagram illustrating an embodiment method for fabricating a double sided hybrid crystal III-V/II-VI and III-Nitride compound semiconductor wafer and integrated multi-color light emitting device;

FIG. 4 is multi-layer diagram of a double sided hybrid crystal III-V/II-VI and III-Nitride compound semiconductor wafer according to an embodiment;

FIG. 5 is a fabricated device structure and circuit diagram for multi-color light emitting pixels according to an embodiment;

FIG. 6 is multi-layer diagram of a double sided hybrid crystal III-V/II-VI and III-Nitride compound semiconductor wafer according to another embodiment; and

FIG. 7 is a fabricated device structure and circuit diagram for multi-color light emitting pixels according to another embodiment.

DETAILED DESCRIPTION OF THE INVENTION

For purposes of description herein, it is to be understood that the specific devices and processes illustrated in the attached drawings, and described in the following specification, are simply exemplary embodiments of the inventive concepts defined in the appended claims. Hence, specific dimensions and other physical characteristics relating to the embodiments disclosed herein are not to be considered as limiting, unless the claims expressly state otherwise.
The word “exemplary” is used herein to mean “serving as an example, instance, or illustration.” Any implementation described herein as “exemplary” is not necessarily to be construed as preferred or advantageous over other implementations.

The various embodiments will be described in detail with reference to the accompanying drawings. Wherever possible, the same reference numbers will be used throughout the drawings to refer to the same or like parts. References made to particular examples and implementations are for illustrative purposes, and are not intended to limit the scope of the invention or the claims.

Recently, a noble rhombohedral super hetero epitaxy technology has been developed that can grow the (111) oriented single crystalline cubic semiconductors, such as silicon germanium (SiGe), aluminum gallium indium phosphide (AlGaInP), and aluminum gallium indium arsenide (AlGaInAs), on a (0001) c-plane of trigonal substrate, such as a sapphire (Al₂O₃) wafer. Examples of relevant epitaxial technologies are described in U.S. Pat. No. 7,341,883 issued Mar. 11, 2008 entitled “SILICON GERMANIUM SEMICONDUCTIVE ALLOY AND METHOD OF FABRICATING SAME”, U.S. Pat. No. 7,514,726 issued Apr. 7, 2009 entitled “GRADED INDEX SILICON GERMANIUM ON LATTICE MATCHED SILICON GERMANIUM SEMICONDUCTOR ALLOY”, U.S. Pat. No. 7,558,371 issued Jul. 7, 2009 entitled “METHOD OF GENERATING X-RAY DIFFRACTION DATA FOR INTEGRAL DETECTION OF TWIN DEFECTS IN SUPER-HETERO-EPITAXIAL MATERIALS”, U.S. Pat. No. 7,769,135 issued Aug. 3, 2010 entitled “X-RAY DIFFRACTION WAFER MAPPING METHOD FOR RHombohedral SUPER-HETERO-EPITAXY”, U.S. Pat. No. 8,226,767 issued Jul. 24, 2012 entitled “HYBRID BANDGAP ENGINEERING FOR SUPER-HETERO-EPITAXIAL SEMICONDUCTOR MATERIALS, AND PRODUCTS THEREOF”, and U.S. Pat. No. 8,257,491 entitled “RHombohedral CUBIC SEMICONDUCTOR MATERIALS ON TRIGONAL SUBSTRATE WITH SINGLE CRYSTAL PROPERTIES AND DEVICES BASED ON SUCH MATERIALS”, the entire contents of all of which are hereby incorporated by reference in their entireties.

The various embodiments provide an integrated multi-color light emitting device (e.g., a light emitting diode (“LED”)) with a hybrid crystal structure and methods for making the same. Various embodiments may provide an integrated hybrid crystal Light Emitting Diode (“LED”) display device that may emit red, green, and blue colors on a single wafer. The various embodiments may provide double-sided hetero crystal growth with hexagonal wurtzite III-Nitride compound semiconductor on one side of (0001) c-plane sapphire media and cubic zinc-blende III-V or II-VI compound semiconductor on the opposite side of c-plane sapphire media. In various embodiments the c-plane sapphire media may be a bulk single crystalline c-plane sapphire wafer, a thin free standing c-plane sapphire layer, or crack-and-bonded c-plane sapphire layer on any substrate. In various embodiments the bandgap energies and lattice constants of the compound semiconductor alloys may be changed by mixing different amounts of ingredients of the same group into the compound semiconductor. FIGS. 2A and 2B show the change of the bandgap energy and lattice constants of the compound semiconductor alloy mixed from each pure compound semiconductor. Four classes of materials are shown; cubic crystals include Group IV (Si, Ge, C), Group III-V (GaAs, AlAs, InAs, GaP, AlP, InP ... ), and Group II-VI (ZnSe, CdS, HgTe ... ). Hexagonal crystals may include Group III-Nitride (GaN, AlN, InN). For example, GaAs and InAs may be mixed to form Ga₁₋ₓInₓAs alloy that may match the lattice constant of InP and the bandgap energy of 1.55 micrometer wavelength as marked as (i) in FIG. 2A. The bandgap energy and lattice constant engineering by changing the alloy composition within the cubic group IV, group III-V, and group II-VI semiconductors and within the hexagonal III-Nitrides may be studied with a linear and quadratic approximation (bowing parameter).

Although some of the cubic II-VI compound semiconductors could reach high energy near 3.8 eV with ZnS, the defect and auto-compensation of p-type dopants in these materials may hinder the efficient blue light emission from II-VI LED devices. Cubic III-V compound semiconductor materials may have lower energy than 2.5 eV so that these materials may only emit IR, red, orange, yellow, and slightly yellowish green lights. III-V LEDs may not emit the blue, purple, and UV lights. On the other hand, the hexagonal III-nitride compound semiconductor may emit high energy lights such as green, blue, purple, and UV but may not emit the red and IR lights.

The various embodiments overcome the difficulties in the integration of these two different kinds of crystal structure materials through the use of rhombohedral hybrid epitaxy technology which may be guided by two new innovative X-ray diffraction characterization methods. The various embodiments may provide methods for integrating III-nitride layers on one side of the c-plane sapphire and [111] oriented rhombohedral III-V or II-VI compound semiconductor layers on the other side of the same sapphire wafer.

FIG. 3 is a process flow diagram illustrating an embodiment method 300 for fabricating a double sided hybrid crystal III-V/II-VI and III-Nitride compound semiconductor wafer and integrated multi-color light emitting device. Example double sided hybrid crystal III-V/II-VI and III-Nitride compound semiconductor wafers that may be fabricated by the operations of method 300 are illustrated in FIGS. 4 and 6 discussed further below, and example integrated multi-color light emitting devices (e.g., LEDs) that may be fabricated by the operations of method 300 are illustrated in FIGS. 5 and 7 discussed further below.
In block 302 a c-plane sapphire wafer may be provided and prepared for epitaxial growth. For example, the c-plane sapphire wafer may be degreased and cleaned in preparation for epitaxial growth.

In an optional embodiment, in optional block 304 a heat absorbing layer may be deposited on the first side of the c-plane sapphire wafer. As examples, the heat absorbing layer may be carbon or titanium. The heat absorbing layer may be optional if the sapphire wafer can be heated by direct contact with a clean heater element or direct e-beam heating. Alternatively, the heat absorbing layer may be required for high vacuum processes.

In block 306 the substrate of the c-plane sapphire wafer may be heated to a selected temperature and epitaxial layers of AlN, GaN, InN, AlGaN, InGaN, and/or AlGaNln with proper dopants may be grown in selected layer structures on the second side of the c-plane sapphire wafer. The selected temperature may be a temperature and/or temperature range, such as a temperature and/or temperature range from about 1000°C to about 1200°C, a temperature and/or temperature range from about 800°C to about 1000°C, or a temperature and/or temperature range from about 900°C to about 1100°C. The selected layer structures may be stress designed to fabricate efficient LED structures, such as various p-type layers, intrinsic layers, and n-type layers. As examples, one or more p-type layer may be grown comprised of AlGaN, InGaN, AlGaNln, AIN, InN, or GaN doped with a p-type dopant, such as magnesium, one or more n-type layer may be grown comprised of AlGaN, InGaN, AlGaNln, AIN, InN, or GaN doped with a n-type dopant, such as silicon, and one or more intrinsic layer may be grown comprised of AlGaN, InGaN, AlGaNln, AIN, InN, or GaN. Intrinsic layers may not need any dopants. The selected layer structures may be various combinations of various numbers of n-type layers, p-type layers, and intrinsic layers extending from the first side of the c-plane sapphire wafer. As examples, extending from the second side of the c-plane sapphire wafer, the selected layer structures may be a series of n-i-p-i-n layers, a series of n-i-p layers, etc. In various embodiments, dopants for the various layers may be inserted during layer growth, ion implantation, or through a dopant diffusion drive-in process. In some embodiments, in optional block 316 proper and/or additional dopants may be provided to the layers.

Once all of the III-Nitride layers are fabricated, in block 318 a protective layer, such as silicon oxide, silicon nitride, AIN, or Al2O3, may be deposited over the rhombohedral III-V or II-VI layers. The protective layer may seal and isolate the relatively delicate rhombohedral III-V or II-VI layers from the environment and during any further fabrication processes. The operations through block 318 may produce a double sided hybrid crystal III-V/II-VI and III-Nitride compound semiconductor wafer.

In order to make a full multi-wavelength light emitting device, each protective layer may have to be removed by a masked etching process to define one or more device areas on the wafer. In block 320 the protective layer may be removed from the III-Nitride layers, device areas may be formed on the III-Nitride layers, and electrodes may be formed on the III-Nitride layers to fabricate a III-Nitride LED device structure on the second side of the c-plane sapphire wafer. The protective layer may be removed and the device areas defined by masked etching. Metal or transparent electrodes (e.g., Indium Tin Oxide (ITO) electrodes) may be formed to contact area to deliver positive (+) and negative (−) voltages and current. The protective layer over the III-V or II-VI layers may remain in place while the III-Nitride LED device structure is fabricated.

In block 322 a protective layer may be deposited over the III-Nitride LED device structure. In block 324 the protective layer may be removed from the rhombohedral III-V or II-VI layers, device areas may be formed on the rhombohedral III-V or II-VI layers, and electrodes may be formed on rhombohedral III-V or II-VI layers to fabricate a III-V or II-VI LED device structure on the first side of the c-plane sapphire wafer. The protective layer may be removed and the device areas defined by masked etching. Metal or transparent electrodes (e.g., ITO electrodes) may be formed to create a contact area to deliver positive (+) and negative (−) voltages and current.
multi-wavelength light emitting devices may be formed. One pixel may be made of red, green, and blue LEDs from the double sides of the sapphire wafer, such as IR, R, G, B, or Red, Yellow, Green, and Blue. Multiple arrays of these pixels may be used to make a flat panel display or a projector panel.

In an embodiment, the operations of blocks 302-324 may be performed in a continuous process to produce an integrated multi-color light emitting device (e.g., an LED). In another embodiment, the operations of blocks 302-318 may be wafer fabrication operations performed independent of the operations of blocks 320-324 which may be device fabrication operations. For example, the wafer fabrication operations of blocks 302-318 may be performed during a wafer manufacturing process to produce a double sided hybrid crystal III-V/II-VI and III-Nitride compound semiconductor wafer that may be sold into the industrial commercial market. The double sided hybrid crystal III-V/II-VI and III-Nitride compound semiconductor wafer may be purchased by a customer and the operations of blocks 320-324 may be performed during a device manufacturing process to produce an integrated multi-color light emitting device (e.g., an LED).

In an embodiment, the sequence of operations of method 300 may be exchanged, such that the operations for rhombohedral III-V or II-VI layer formation may be performed first and the operations for III-Nitride layer formation may be performed second. However, performing III-Nitride layer formation first may be advantageous because the typical growth temperature for III-V or II-VI semiconductors may be lower than that of III-Nitride semiconductor growth.

FIG. 4 shows one type of an integrated multi wavelength light emitting device 400 made with a hybrid crystal according to an embodiment. The device 400 may be a double sided hybrid crystal III-V/II-VI and III-Nitride compound semiconductor wafer including a hexagonal structure 102 on one side of a c-plane sapphire 101 and a III-V or II-VI compound semiconductor 103 on an opposite side as described above with reference to FIG. 1. In this configuration, green and blue lights are generated in the III-Nitride semiconductor layer (comprising layers 404, 406, 408, 410, and 412), and the red light is generated in the rhombohedral III-V/II-VI semiconductor layer (comprising layers 414, 416, and 418). An n-type layer 404 or 414 (e.g., a n-type layer comprising AlGaP, InGaP, InAlP, AlGaInP, AIP, InP, GaP, AlGaAs, InGaAs, AlInAs, A1GaInP, A1GaInAs, AlInP, GaAs, A1GaPAs, InGaPAs, InAlPAs, A1GaInPAs, A1GaInAsP, AlPAs, InPAs, or GaPAs) while p-type layer 418 (e.g., a p-type layer comprising AlGaN, InGaN, AIP, InP, GaP, AlGaAs, InGaAs, AlInAs, A1GaInAs, AlAs, InAs, GaAs, A1GaPAs, InGaPAs, InAlPAs, A1GaInPAs, AlPAs, InPAs, or GaPAs) provides electrons into the intrinsic or low-doped layer 416 while p-type layer 418 (e.g., a p-type layer comprising AlGaN, InGaN, AIP, InP, GaP, AlGaAs, InGaAs, AlInAs, A1GaInAs, AlAs, InAs, GaAs, A1GaPAs, InGaPAs, InAlPAs, A1GaInPAs, AlPAs, InPAs, or GaPAs) provides holes into the intrinsic or low-doped layer 416. The accumulated electrons and holes recombine and emit the red lights. Similarly, variations of these structures also work such as n-i-p LED, p-i-n LED, or p-n LED structures. The intrinsic or low doped layer 416 may have optimized contents of indium, gallium, and aluminum, to change the bandgap energy to that of red photons. For example, the alloy composition of the intrinsic or low-doped layer 416 may be selected to bring the bandgap energy to that of the red photon (e.g., wavelength of 590-700 nm). The thickness and alloy composition of the intrinsic or low-doped layers (e.g., intrinsic or low doped layers 406, 410, and 416) may be selected such that the narrowest relative bandgap energy may be at the intrinsic or low-doped layer (e.g., 416) emitting red photons and the widest relative bandgap energy may be at the intrinsic or low-doped layer (e.g., 410) emitting blue photons. If the thickness and alloy composition of intrinsic or low-doped layers (e.g., layers 406, 410, and 416) are critically controlled, a quantum well with discrete energy levels inside the layer may be formed. This may enhance the light emission efficiency. The variation of structure with a quantum well LED, multiple quantum well, graded indexled LED, and stepped LED structure may also be formed in this hybrid crystal LED.

Although FIG. 4 shows a (Surface) n-i-p-i-n (Sapphire) structure of doping, other variation of layer structures can work. For example, (Surface) p-n-i-p (Sapphire) structure can work as well. Variations of these layers are also possible by inserting intrinsic or low doped AlN as a barrier layer such as [1] (Surface) p-GaN/i-GaInN/p-GaN/AiN (as an electric barrier)/p-GaN/i-InGaN/i-GaN/c-plane Sapphire (Substrate) or [2] (Surface) p-GaN/i-GaAs/i-GaN/[n-GaN/AiN (as an electric barrier)/n-GaAs/i-InGaN/p-GaN/c-plane Sapphire (Substrate)).
In various embodiments, the wafer layer and device structures shown in the FIGS. 4, 5, 6 and 7 may work as integrated photon detectors as well. The typical photon detector has p-i-n structures. The photon detectors absorb transparent to the red light so that the red light from the backside of the wafer may propagate to the front surface of the wafer. Transparent electrodes such as ITO or thin Graphene are used on the front side electrodes 420a and 420b. Typical pixels 506, 504, and 502 may be made with the Red, Green, and Blue LEDs, respectively. More complex pixels may be formed with IR, R, G, and B. Different pixel color configurations may be made with selections from IR, Red, Orange, Yellow, Green, Blue, Purple, and UV. The array of the pixels may be used to build various devices, including a flat panel display, outdoor display, a projector panel, a scanner light source, or scientific optical instruments.

FIGS. 6 and 7 show another embodiment of an integrated multi-wavelength lighting device in which the green and red lights may be generated inside the rhombohedral III-V or II-VI layers. FIG. 6 shows an integrated multi-wavelength light emitting device 600 made with a hybrid crystal according to an embodiment. The device 600 may be a double-sided hybrid crystal III-V/II-VI and III-Nitride compound semiconductor wafer including a hexagonal structure 101 and a III-V or II-VI compound semiconductor layer 103 on an opposite side as described above with reference to FIG. 1. A1GaP, InGaP, InAlnP, A1InP, A1InnP, GAP, A1GaAs, A1InAs, A1GaInAs, A1GaInP, A1P, InP, GaAs, A1GaPAs, InGaPAs, A1GaInPAs, A1PAs, InPAs, or GaPAs may provide electrons into the intrinsic or low-doped layer 606 easily recombine and emit the red and green lights. In this manner, in device 600 illustrated in FIG. 6, green and red lights are made by different rhombohedral intrinsic or low-doped layers and blue light is made by hexagonal intrinsic or low-doped layer. The intrinsic or low doped layer 616 may have optimized contents of indium, gallium, and aluminum, to change the bandgap energy to that of red photons, the intrinsic or low doped layer 612 may have optimized contents of indium, gallium, and aluminum, to change the bandgap energy to that of green photons, and the intrinsic or low doped layer 606 may have optimized contents of indium, gallium, and aluminum, to change the bandgap energy to that of blue photons. For example, the alloy composition of the intrinsic or low doped layer 616 may be selected to bring the bandgap energy to that of the red photon (e.g., wavelength of 580-700 nm), the alloy composition of the intrinsic or low doped layer 612 may be selected to bring the bandgap energy to that of the green photon (e.g., wavelength of 500-580 nm), and the alloy composition of the intrinsic or low doped layer 606 may be selected to bring the bandgap energy to that of the blue photon (e.g., wavelength of 400-500 nm). The thickness and alloy composition of the intrinsic or low-doped layers (e.g., intrinsic or low doped layers 606, 612, and 616) may be set such that the narrowest relative bandgap energy may be at the intrinsic or low-doped layer (e.g., 616) emitting red photons and the widest relative bandgap energy may be at the intrinsic or low-doped layer (e.g., 606) emitting blue photons.

In device 700 of FIG. 7, while blue light is generated in the hexagonal intrinsic or low-doped layer (e.g., a A1GaInN layer), green and red lights are generated by two intrinsic or low-doped layers (e.g., A1GaInN layers) with different alloy compositions and thicknesses. FIG. 7 shows the fabricated multi-wavelength integrated hybrid light emitting device 700 after all the post multilayer wafer processes including ITO deposit, lithography, etching, and metallization. For example, a Blue LED circuit may be formed by capping the III-Nitride semiconductor layer with a transparent electrode 620, the III-Nitride semiconductor layer may not have material removed. The Red LED circuit and Green LED circuit may be formed by removing portions of layers 618 and 616 to create a column extending from the layer 614. The column of the remaining portions of layers 618 and 616 may be capped with a metal electrode 622 to form the Red LED. A metal electrode 622a separate from the column of layers 618 and 616 may be formed on the layer 614 which may form the Green LED. Each circuit may drive the Red LED, Green LED, and Blue LED separately. The III-Nitride and sapphire may be transparent to the red light and green light so that the red and green light from the backside of the wafer may propagate to the front surface of the wafer. Typical pixels 706, 704, and 702 may be made with the Red, Green, and Blue LEDs, respectively. The working principles and device structure variations of devices 600 and 700 may be similar to those described above with reference to FIGS. 4 and 5.
light and generate electric current and voltage that may be an opposite operation to the light emitting device operations described above.

The preceding description of the disclosed embodiments is provided to enable any person skilled in the art to make or use the present invention. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without departing from the spirit or scope of the invention. Thus, the present invention is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the following claims and the principles and novel features disclosed herein.

All cited patents, patent applications, and other references are incorporated herein by reference in their entirety. However, if a term in the present application contradicts or conflicts with a term in the incorporated reference, the term from the present application takes precedence over the conflicting term from the incorporated reference. All ranges disclosed herein are inclusive of the endpoints, and the endpoints are independently combinable with each other. Each range disclosed herein constitutes a disclosure of any point or sub-range lying within the disclosed range.

The use of the terms "a" and "an" and the singular refers in the context of describing the invention (especially in the context of the following claims) are to be construed to cover both the singular and the plural, unless otherwise indicated herein or clearly contradicted by context. "Or" means "and/or." As used herein, the term "and/or" includes any and all combinations of one or more of the associated listed items. As also used herein, the term "combinations thereof" includes combinations having at least one of the associated listed items, wherein the combination can further include additional, like non-listed items. Further, the terms "first," "second," and the like herein do not denote any order, quantity, or importance, but rather are used to distinguish one element from another. The modifier "about" used in connection with a quantity is inclusive of the stated value and has the meaning dictated by the context (e.g., it includes the degree of error associated with measurement of the particular quantity).

Reference throughout the specification to "another embodiment", "an embodiment", "exemplary embodiments", and so forth, means that a particular element (e.g., feature, structure, and/or characteristic) described in connection with the embodiment is included in at least one embodiment described herein, and can or cannot be present in other embodiments. In addition, it is to be understood that the described elements can be combined in any suitable manner in the various embodiments and are not limited to the specific combination in which they are discussed.

This written description uses examples to disclose the invention, including the best mode, and also to enable any person skilled in the art to make and use the invention. Such other examples are intended to be within the scope of the claims if they have structural elements that do not differ from the literal language of the claims, or if they include equivalent structural elements with insubstantial differences from the literal language of the claims.

What is claimed is:

1. A method of making a double sided hybrid crystal III-V/II-VI and III-Nitride compound semiconductor device, the method comprising:
   - providing a (0001) c-plane sapphire wafer;
   - growing epitaxial III-Nitride layer structures on a second side of the (0001) c-plane sapphire wafer;
   - depositing a first protective layer over the III-Nitride layer structures;
   - growing epitaxial rhombohedral III-V or II-VI compound semiconductor layer structures on a first side of the (0001) c-plane sapphire wafer; and
   - depositing a second protective layer over the rhombohedral III-V or II-VI compound semiconductor layer structures.

2. The method of claim 1, wherein:
   - the III-Nitride layer structures comprise at least a first p-type layer and at least a first n-type layer both comprised of AlGaN, InGaN, AlGaNInN, AlN, InN, or GaN; and
   - the rhombohedral III-V or II-VI compound semiconductor layer structures comprise at least a second p-type layer and at least a second n-type layer comprised of AlGaP, InGaP, InAlP, AlGaNInP, AlP, InP, GaP, AlGaAs, InGaAs, InAlAs, AlGaNAs, AlAs, InAs, GaAs, AlGaPAs, AlGaNAs, AlPAs, InPAs, or GaPAs.

3. The method of claim 2, wherein:
   - the III-Nitride layer structures further comprise at least a first intrinsic layer comprised of AlGaN, InGaN, AlGaNInN, AlN, InN, or GaN separating the first p-type layer and the first n-type layer; and
   - the rhombohedral III-V or II-VI compound semiconductor layer structures further comprise at least a second intrinsic layer comprised of AlGaP, InGaP, InAlP, AlGaNInP, AlP, InP, GaP, AlGaAs, InGaAs, InAlAs, AlGaNAs, AlAs, InAs, GaAs, AlGaPAs, AlGaNAs, AlPAs, InPAs, or GaPAs separating the second p-type layer and the second n-type layer.

4. The method of claim 3, wherein the first protective layer and the second protective layer are comprised of silicon oxide, silicon nitride, AlN, or Al₂O₃.

5. The method of claim 3, further comprising heating the (0001) c-plane sapphire wafer to a temperature from 700°C to 1200°C prior to growing the III-Nitride layer structures.

6. The method of claim 5, further comprising:
   - depositing a heat absorbing layer on the first side of the (0001) c-plane sapphire wafer prior to heating the (0001) c-plane sapphire wafer; and
   - removing the heat absorbing layer on the first side of the (0001) c-plane sapphire wafer prior to growing the rhombohedral III-V or II-VI compound semiconductor layer structures.

7. The method of claim 3, further comprising:
   - removing the first protective layer from the III-Nitride layer structures;
   - removing the second protective layer from the rhombohedral III-V or II-VI compound semiconductor layer structures; and
   - forming device areas and electrodes on the III-Nitride layer structures and the rhombohedral III-V or II-VI compound semiconductor layer structures to fabricate a Blue LED in the III-Nitride layer structures; a Red LED in the rhombohedral III-V or II-VI compound semiconductor layer structure, and a Green LED in the III-Nitride layer structures or the rhombohedral III-V or II-VI compound semiconductor layer structures.

8. A method of making a double sided hybrid crystal III-V/II-VI and III-Nitride compound semiconductor device, the method comprising:
removing a first protective layer from epitaxial grown III-Nitride layer structures of a double sided hybrid crystal III-V/II-VI and III-Nitride compound semiconductor wafer;

removing a second protective layer from epitaxial grown rhombohedral III-V or II-VI compound semiconductor layer structures of the double sided hybrid crystal III-V/II-VI and III-Nitride compound semiconductor wafer; and

forming device areas and electrodes on the III-Nitride layer structures and the rhombohedral III-V or II-VI compound semiconductor layer structures to fabricate a Blue LED in the III-Nitride layer structures; a Red LED in the rhombohedral III-V or II-VI compound semiconductor layer structure, and a Green LED in the III-Nitride layer structures or the rhombohedral III-V or II-VI compound semiconductor layer structures.

9. The method of claim 8, further comprising forming an array of pixels including the Blue LED, Red LED, and Green LED in a flat panel display, outdoor display, a projector panel, a scanner light source, or scientific optical instrument.