Incorporating Probability Models of Complex Test Structures to Perform Technology Independent FPGA Single Event Upset Analysis

M. Berg, Member IEEE, H. Kim, M. Friendlich, C. Perez, C. Seidleck, K. LaBel, Member IEEE

Abstract—We present SEU test and analysis of the Microsemi ProASIC3 FPGA. SEU Probability models are incorporated for device evaluation. Included is a comparison to the RTAXS FPGA illustrating the effectiveness of the overall testing methodology.

Index Terms—FPGA, ProASIC3 versus RTAXS, SEU, Test and Analysis

I. INTRODUCTION

An effective method for modeling Single Event Upset (SEU) probabilities \( P(f_{\text{error}}) \) in Field Programmable Gate Array (FPGA) devices has been presented[1][2]. It is a top-down modeling approach. The top-level of the FPGA \( P(f_{\text{error}}) \) model was shown to have three major components (1):

- Configuration SEU cross section \( P_{\text{configuration}} \)
- Data path or functional logic SEU cross section \( P_{\text{FunctionalLogic}} \)
- Single Event Functional Logic SEU cross section \( P_{\text{SEFI}} \)

\[
P(f_{\text{error}}) \propto P_{\text{configuration}} + P_{\text{FunctionalLogic}} + P_{\text{SEFI}}
\] (1)

The SEU Probability model is used by NASA Goddard Radiation Effects and Analysis Group (REAG) as a Single Event Effects (SEE) data analysis tool. Upsets that occur during radiation testing are differentiated and are categorized in order to enhance device evaluation. The model is a reflection of the SEU cross section \( \sigma_{\text{SEU}} \) for a synchronous digital system. Operational frequency \( f \) is understood to be the inverse of clock period \( \tau_{\text{clk}} \) as in (2).

\[
\tau_{\text{clk}} = \frac{1}{f}
\] (2)

The importance of this subject matter is to present Microsemi ProASIC3 FPGA SEU behavior under a variety of conditions while illustrating how the REAG SEU model facilitates a detailed analysis that spans across FPGA device technologies. Microsemi RTAXS data[2] will be used as a comparison.

II. \( P(f_{\text{error}}) \) MODEL COMPONENTS

Before radiation testing is performed, models of expected SEU probabilities based on mitigation and device logic structure are constructed. The models are used as reference points during radiation testing. During the analysis phase, the models are refined to reflect SEU results from radiation testing. The following is a more detailed discussion of each element in (1).

A. FPGA Configuration and \( P_{\text{configuration}} \)

Configuration is a separate technology than the functional logic. Accordingly, it has its own categorization of upsets. It has been shown through Configuration SEE radiation testing of Antifuse[1][4] and Flash technologies[3][4] that \( P_{\text{configuration}} \) is essentially zero for these devices as in (3).

\[
\text{Antifuse and Flash Configuration:} \quad P_{\text{configuration}} \rightarrow 0:
\] (3)

The RTAXS has an antifuse configuration [7] while the ProASIC3 has a flash configuration [8]. Because \( P_{\text{configuration}} \) is essentially zero for these devices, the following discussion focuses on \( P(f_{\text{error}})_{\text{FunctionalLogic}} \) and \( P_{\text{SEFI}} \).

B. Functional Logic Data Path Upsets and \( P_{\text{FunctionalLogic}} \)

The functional logic data path is comprised of Combinatorial Logic, Flip-Flops (DFFs), and Routes. Table 1 illustrates upset types that can potentially occur in a FPGA data path. In a synchronous design, every DFF is connected to a global clock signal. Because a DFF is master-slave edge

Manuscript received October 9, 2001. This work was supported in part by the NASA Electronics Parts and Packaging Program (NEPP), NASA Flight Projects, and the Defense Threat Reduction Agency (DTRA) under IACRP# 10-49771, IACRP# 11-4391.

M. D. Berg is with MEI Technologies, Landham, MD USA. She is in support of NASA Goddard Space Flight Center, Greenbelt, MD 20771 USA phone: 301-286-2153; fax: 301-286-4699; e-mail: Melanie.D.Berg@NASA.gov.

H. S. Kim is with MEI Technologies, Landham, MD USA. He is in support of NASA Goddard Space Flight Center, Greenbelt, MD 20771 USA.

M. A. Friendlich is with MEI Technologies, Landham, MD USA. He is in support of NASA Goddard Space Flight Center, Greenbelt, MD 20771 USA.

C. E. Perez is with MEI Technologies, Landham, MD USA. He is in support of NASA Goddard Space Flight Center, Greenbelt, MD 20771 USA.

C. M. Seidlick is with MEI Technologies, Landham, MD USA. She is in support of NASA Goddard Space Flight Center, Greenbelt, MD 20771 USA.

K. A. LaBel is NASA Goddard Space Flight Center, Greenbelt, MD 20771 USA.

flip-flop its internal structure uses both a global clock (CLK) and its logical inverse (CLKB).

### Table 1: Combinatorial Logic versus Sequential Logic

<table>
<thead>
<tr>
<th>Term</th>
<th>Logic function generation</th>
<th>Capture and holds state of combinational logic</th>
</tr>
</thead>
<tbody>
<tr>
<td>SET</td>
<td>Glitch in the combinational logic: Capture is frequency dependent</td>
<td></td>
</tr>
<tr>
<td>SEU</td>
<td>Next state capture can be frequency dependent</td>
<td></td>
</tr>
<tr>
<td>Double-sided</td>
<td>Single-sided</td>
<td></td>
</tr>
</tbody>
</table>

1) Synchronous Design Concepts and the Functional Data Path

The essence of synchronous design considers DFFs as boundary points. In a design, each boundary point DFF will have a cone of logic feeding it. The cone is defined to be a backwards trace from an End-Point DFF that stops at its previous stage DFFs (Start-Point DFFs). The trace includes the Start-Point DFFs and all combinational logic within the path. One cone of logic is illustrated in Fig. 1.

\[
\text{EndDFF}(T) = f(\text{StartDFFs}(T-1))
\]

Fig. 1: Start-Point DFFs \(\rightarrow\) End Point DFFs \(\tau_{dy}\) and the Cone of Logic

2) \(P(f)_{\text{functionalLogic}}\) Evaluation for Synchronous Designs

In order to analyze \(P(f)_{\text{functionalLogic}}\), each DFF is evaluated as an End-Point with a cone of logic backwards trace. \(\tau_{dy}\) is the delay from a Start-Point DFF to an End-Point DFF within a cone of logic. There is a unique \(\tau_{dy}\) for every Start-Point to End-Point. By definition of synchronous design: \(\tau_{dy} < \tau_{clk}\). Equation (4) is a breakdown of \(P(f)_{\text{functionalLogic}}\) by Start-Point DFF and combinational logic.

\[
P(f)_{\text{functionalLogic}} = \exists_{DFF}
\left( \sum_{j=1}^J P(f)_{DFFSET\rightarrow SEU}(j) \right)
\]

3) Capturing Start-Point DFF Upsets \(P(f)_{DFFSET\rightarrow SEU}\)

![End Point DFF](image)

If DFF\(_0\) flips its state at...

\[0 < \tau < (\tau_{clk} - \tau_{dy}) = 0 < \tau < (9.5ns)\]

The upset will get caught...

otherwise it's as if the event never occurred

Fig. 2: Will the End-Point DFF capture the Start-Point SEU? Capture occurs if \(\tau < \tau_{clk} - \tau_{dy}\) giving the one-sided signal enough time to reach the End-Point DFF.

### Table 2: Definition of Terms in Equation 4

<table>
<thead>
<tr>
<th>Term</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>(P(f)_{DFFSET\rightarrow SEU})</td>
<td>Probability the Start-Point DFF will incur a SET and it will be captured by an End-Point</td>
</tr>
<tr>
<td>(P(f)_{SET\rightarrow SEU})</td>
<td>Probability that the Start-Point DFF will incur a SEU and it will be captured by an End-Point</td>
</tr>
</tbody>
</table>

### Table 3: Definition of Terms

<table>
<thead>
<tr>
<th>Term</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>(P_{SEU})</td>
<td>Probability the Start-Point DFF will incur a SEU</td>
</tr>
<tr>
<td>(1 - \tau_{dy}/\tau_{clk})</td>
<td>Portion of clock cycle that the End-Point DFF can capture a Start-Point DFF SEU before the next clock edge. Assumes the SEU Start-Point DFF is always enabled and will have a valid value at the next clock edge</td>
</tr>
<tr>
<td>(P_{set})</td>
<td>Probability a combinational gate will incur a SET</td>
</tr>
<tr>
<td>(P_{prop})</td>
<td>Probability the SET can propagate to an End-Point DFF</td>
</tr>
</tbody>
</table>

If a Start-Point DFF incurs a SEU ($P_{DFFSEU}$) it will occur at time $\tau$ as a single sided function (see Table 1) somewhere within a clock period ($\tau_{clk}$). It will not manifest as a system upset unless an End-Point DFF captures the single sided upset at the next clock edge. An End-Point will only capture the Start-Point upset if it occurs at $\tau$ such that after propagating through the delay path ($\tau_{dly}$), the single sided upset arrives at the data pin of the End-Point prior to the clock edge as shown in Fig. 3 and (5).

$$\tau < \tau_{clk} - \tau_{dly}$$

(5)

The portion of the clock period that a Start-Point DFF SEU can be captured by an End-Point DFF is shown (6).

$$\frac{\tau}{\tau_{clk}} < 1 - \frac{\tau_{dly}}{\tau_{clk}} = 1 - \tau_{dly} \cdot \frac{f_s}{f_{clk}}$$

(6)

The probability that $P_{DFFSEU}$ will manifest as a system error ($P_{DFFSEU\rightarrow SEU}$) is reflected (7).

$$P(f_s)_{DFFSEU\rightarrow SEU} \propto \sum_{j=1}^{\#StartPoint\ DFFs} P_{DFFSEU\rightarrow SEU}(j) \left(1 - \tau_{dly\cdot f_s}^j \right)$$

(7)

4) System Upsets due Combinatorial logic ($P_{SET\rightarrow SEU}$)

If a SET occurs in a combinatorial logic gate within the cone of logic for an End-Point DFF, it has the possibility of being captured by its End-Point DFF with a probability of ($P(f_s)_{SET\rightarrow SEU}$). It has been shown [1][2] that the upper-bound $P(f_s)_{SET\rightarrow SEU}$ for a synchronous design is proportional to the following probabilities: generation of a SET ($P_{gen}$), propagation of the SET ($P_{prop}$), and capture of the SET. In addition, the SET capture is proportional to the width ($\tau_{width}$) of the SET with respect to the $f_s$ as shown in (8).

$$P_{SET\rightarrow SEU} \propto \sum_{i=1}^{\#Combilogic\ Cells} \left( P_{gen}(i) \cdot P_{prop}(i) \cdot \tau_{width}(i) \right)$$

(8)

5) Putting it all together DFF and Combinatorial Logic Upsets

As previously mentioned, data path susceptibility ($P(f_s)_{Functional\ Logic}$) is based on the cone of logic Start-Point DFF capture ($P(f_s)_{DFFSEU\rightarrow SEU}$) and combinatorial logic gate capture ($P(f_s)_{SET\rightarrow SEU}$) as shown in (9).

$$P(f_s)_{Functional\ Logic} \propto \sum_{j=1}^{\#StartPoint\ DFFs} P_{DFFSEU\rightarrow SEU}(j) \left(1 - \tau_{dly\cdot f_s}^j \right) + \sum_{i=1}^{\#Combilogic\ Cells} P_{gen}(i) P_{prop}(i) \tau_{width}(i)$$

(9)

C. Single Event Functional Interrupt ($P_{SEFI}$)

A Single Event Functional Interrupt (SEFI) is a SEU that forces the FPGA to be inoperable. According to the NASA REAG SEU Model, $P_{SEFI}$ has two major categories:

1) Global Route SEFI: $P_{Global\ Routes}$

As previously mentioned, in a synchronous design, all DFFs must be connected to a clock. In addition, all DFFs should be connected to a reset. Clock and reset signals are categorized as global routes because they are connected to a large number of components.

An upset in a global route can cause catastrophic events because a large number of elements can be affected simultaneously. Subsequently, global route networks have been categorized as a SEFI.

2) Hidden Logic SEFI: $P_{Hidden\ Logic}$

Some FPGA devices have additional logic that are inaccessible to the designer. The hidden logic is used for a variety of operations depending on the manufacturer. The ProASIC3 and RTAXS contain JTAG circuitry [4][6]. If the circuitry were to incur a SEU, it is possible for the FPGA's I/O to become inoperable and hence cause catastrophic responses, i.e. a SEFI. However, if the circuitry is grounded during operation, it has been proved that no SEFIs are possible [4][6].

3) ProASIC3 and RTAXS $P_{SEFI}$ Equation

Regarding the ProASIC3 and RTAXS FPGA devices, the hidden logic contribution to $P_{SEFI}$ is considered zero. Hence, $P_{SEFI}$ is only affected by the FPGA design's global routes.

$$P_{ProASIC3\ and\ RTAXS\ PSEFI} \propto P_{Global\ Routes}$$

(10)

III. ANALYSIS OF MODEL COMPONENTS

It is intuitive to expect that a non-mitigated design will have a significantly higher $\sigma_{SEU}$ than a mitigated design. It is not necessarily intuitive to determine the strength of the mitigation or the dominant source of SEUs. However, component significance can be determined using Table 4 and $\sigma_{SEU}$ data.

| TABLE 4: ANALYSIS OF SEU CAPTURE EFFECTS: $P_{DFFSEU\rightarrow SEU}$ VERSUS $P_{SET\rightarrow SEU}$ |
|---------------------------------|---------------------------------|
| Logic                          | DFF Capture                     | Combinatorial SET Capture     |
| Capture percentage of clock period | $1 - \tau_{dly\cdot f_s}$      | As frequency increases, $P_{DFFSEU\rightarrow SEU}$ increases |
| Clock period                   | $1 - \tau_{dly\cdot f_{clk}}$   |                                  |

Based on Table 4, the following is a list of trends used for evaluating SEU data and determining dominant sources of susceptibility:

\[ P(f_s)_{OFFSEU-SEU} \]

**Dominance** - Most SEUs stem from Captured Start-Point DFFs. This is true when:
- There is an increase in the number of combinatorial logic blocks or \( \tau_{dy} \) and the \( \sigma_{SEU} \) \( P(f_s)_{error} \) decreases in response
- There is an increase in frequency and the \( \sigma_{SEU} \) decreases in response

\[ P(f_s)_{SET-SEU} \]

**Dominance** - Most SEUs stem from Captured Combinatorial Logic SETs. This is true when:
- There is an increase in frequency and \( \sigma_{SEU} \) increases in response
- There is an increase in combinatorial logic and \( \sigma_{SEU} \) increases in response

**Local Mitigation Strength:** If the design has been mitigated using a localized-DFF mitigation scheme such as Localized Triple Modular Redundancy (LTMR)[1] or Dual Inter Cell (DICE)[6]:
- It is expected that the DFFs are masked from \( \sigma_{SEU} \) contribution. \( P(f_s)_{OFFSEU-SEU} \) should be insignificant and hence \( \sigma_{SEU} \) is lower.
- However, if \( P(f_s)_{OFFSEU-SEU} \) has the most significant error contribution for a localized-DFF mitigation scheme, then the mitigation scheme is considered weak because it is not fully masking DFF upsets.

### IV. REDUCING SYSTEM ERROR: TRIPLE MODULAR REDUNDANCY SCHEMES

Before testing is performed, general models of expected SEU probabilities based on mitigation and device logic structure are constructed. The models are used as reference points during radiation testing. During the analysis phase, the models are refined to reflect SEU results from radiation testing.

For the ProASIC3 and RTAXS, as previously mentioned, \( P_{Configuration} \) is near zero. Substituting \( P(f_s)_{OFFSEU-SEU} \) and \( P(f_s)_{SET-SEU} \) in (1) for \( P(f_s)_{Functional Logic} \), a non-mitigated ProASIC3 or RTAXS design is expected to have a \( \sigma_{SEU} \) cross as reflected in (11).

\[ \text{No - Mitigation } \sigma_{SEU} : \]

\[ P(f_s)_{ERROR} \propto P_{OFFSEU-SEU} + P_{SET-SEU} + P_{SEU} \]  

(11)

In order to reduce \( \sigma_{SEU} \), mitigation is applied to the FPGA design. A common form of mitigation is Triple Modular Redundancy (TMR). TMR is a scheme such that a group of circuitry is triplicated and then voted. The mitigation is a majority voter i.e. best-two-out-of-three. It is important to differentiate and signify the TMR scheme based on which circuits are redundant so that the user is aware of the strength of the mitigation strategy. The following is a discussion of two TMR schemes: Localized TMR (LTMR) and Distributed TMR (DTMR).

#### A. Localized TMR (LTMR)

![Fig 3: Localized Triple Modular Redundancy (LTMR). DFFs are triplicated and a voter is inserted into the data path.](image)

LTMR is the process of triplicating each DFF of a design and inserting a voter after each DFF triplication [1][7]. The LTMR process is illustrated in Fig 3. A limitation of LTMR is that shared data paths exist as inputs to the triplicated DFFs. Consequently data path SETs are not mitigated and have the ability to be captured [1][2][5].

As a synopsis of the mitigation power of ProASIC3 and RTAXS LTMR, DFFs (\( P_{OFFSEU-SEU} \)) are mitigated, but data paths (\( P_{SET-SEU} \)) are not. If follows that (11) is reduced to (12) with LTMR insertion.

\[ \text{LTMR } \sigma_{SEU} : P(f_s)_{ERROR} \propto P_{SET-SEU} + P_{SEU} \]  

(12)

#### B. Distributed TMR (DTMR)

![Fig 4 Distributed Triple Modular Redundancy (DTMR). The entire design is triplicated and a voter is inserted into each of the data paths.](image)
DTMR is the process of triplicating the entire design [1][7] excluding global routes such as clocks, resets, and global enables. DTMR is illustrated in Fig 4. No shared data paths exist. The points of susceptibility are only attributed to the global routes (or manufacturer hidden logic). In this manuscript global routes have been grouped into $P_{SEF}$. Accordingly, the DTMR mitigation strategy is expected to reduce (11) to (13). Due to the dominance of $P_{SEF}$ in DTMR circuits, DTMR becomes a prime method for evaluating global routes during SEE testing.

$$DTMR\: \sigma_{SEU}: P(f_S) \propto P_{SEF}$$ (13)

V. PROASIC3 AND RTAXS SEE TEST STRUCTURES

The Device-Under-Test (DUT) test structures followed the NASA REAG FPGA testing methodology [2] implementing Windowed Shift Registers (WSR) strings and Counter Arrays. Only data pertaining to WSR chains are presented.

A WSR is a shift register with a different output scheme as illustrated in Fig. 5. Instead of outputting the last DFF once every clock cycle, a WSR outputs the last 4 DFFs once every 4 clock cycles. The parallel output has proven successful for high speed transmission [1].

Windowed Shift Register (WSR) Nomenclature
- $WSR_0$: N=0 Chain... Only DFFs
- $WSR_8$: N=8 Chain... 8 Inverters per 1 DFF
- $WSR_{16}$: N=16 Chain... 16 Inverters per 1 DFF

$$WSR_0:\: \text{Average } \tau_{\text{dly}} \approx 1\,\text{ns}$$

$$WSR_8:\: \text{Average } \tau_{\text{dly}} \approx 7.5\,\text{ns}$$

Fig. 6: Theoretical representation of one stage of a WSR chain. Actual WSR FPGA implementation general has additional combinatorial logic within each stage. Average $\tau_{\text{dly}}_{\text{WSR}} \approx 1\,\text{ns}$ and Average $\tau_{\text{dly}}_{\text{WSR}} \approx 7.5\,\text{ns}$

Fig. 6 is a schematic representation of one stage of a WSR and WSR$_8$ shift register. Test structure WSR chains contain hundreds of stages per WSR string [5] in order to increase event statistics during SEE testing.

It is important to note that although $WSR_0$ represents a WSR with only DFFs, in actual FPGA implementations, a small portion of additional-unexpected combinatorial logic can exist within the shift register stages. The additional logic is not shown in Fig. 6.

Static Timing Analysis (STA) has been performed on the WSR test structures. STA indicates that the average $\tau_{\text{dly}}$ for $WSR_0$ ($\tau_{\text{dly}}_{WSR_0}$) $\approx 1\,\text{ns}$ and the average $\tau_{\text{dly}}$ for $WSR_8$ ($\tau_{\text{dly}}_{WSR_8}$) $\approx 7.5\,\text{ns}$.

The LTMR and DTMR ProASIC3 designs have been inserted using the automated synthesis tool: Mentor Precision-RTL [7].

VI. HEAVY ION SEE TESTING

Heavy-ion testing has been performed at Texas A&M using the NASA REAG Low Cost Digital Testing (LCDT) System[4][5].

A. SEU Cross Section Calculation

While the ProASIC3 is exposed to an active heavy-ion beam, designs are operating and outputs are compared to expected values for each clock cycle. If an output is not equivalent to its expected state, then an upset is recorded. $\sigma_{SEU}$ are based on the number of observed upsets normalized by the active beam particle fluence. Depending on the evaluation, an additional normalization step may be implemented to enhance analysis.

B. WSR Chains

Each WSR chain (e.g. N=0, N=8, and N=16) has a unique SEU cross section ($\sigma_{WSR_{SEU}}$) and is normalized by the number of DFFs (bits) contained in the string. Equation (14) shows $\sigma_{WSR_{SEU}}$.

$$\sigma_{WSR_{SEU}} = \frac{\#\text{WSR Upsets}}{\#\text{Particles} \times \#\text{WSR DFFs bits}} \left[ \frac{\text{cm}^2}{\text{bit}} \right]$$ (14)

C. Global Routes

Because global routes are connected to multiple DFF cells, one upset can affect a significant number of DFFs. Subsequently, global routes are not normalized by bit. SEU cross sections are measured by device. Equation (15) shows $\sigma_{SEF}$.

$$\sigma_{SEF} = \frac{\#\text{Global Upsets}}{\#\text{Particles}} \left[ \frac{\text{cm}^2}{\text{device}} \right]$$ (15)

D. SEU Cross Section Analysis

After the SEU cross sections are calculated, comparisons are performed to their expected models and across designs. WSRs are evaluated to determine:
- $P(f_S)_{\text{SEU}}$ versus $P(f_S)_{\text{SET}}$: Which elements mostly contribute to the overall $\sigma_{SEU}$: DFFs or combinatorial logic?
- Frequency dependency: Is there a strong $P_{\text{SET}}$ component? If frequency dependence is significant, frequency-based $\sigma_{SEU}$ data should be used as input to error rate calculations.
- Other SEU Model effects and trends as previously described in Section III.

VII. HEAVY ION TEST RESULTS AND ANALYSIS

A. ProASIC3 Analysis

One would expect that WSRs \( \sigma_{\text{SEU}} (\sigma_{\text{WSR=S}}) \) will always be greater than WSRs \( \sigma_{\text{SEU}} (\sigma_{\text{WSR}}) \) because WSRs chains have more logic. However, \( \sigma_{\text{SEU}} \) data reveals that this is not always a valid assumption. Fig. 7 illustrates that for ProASIC3 No-TMR WSRs, \( \sigma_{\text{WSR=S}} > \sigma_{\text{WSR}} \) across all LETs.

Why are No-TMR ProASIC3 \( \sigma_{\text{WSR=S}} > \sigma_{\text{WSR}} \) for every LET? Consider \( \tau_{dy} \). With No-TMR, the DFFs are not mitigated. Hence \( P(\text{SET} \rightarrow \text{SEU}) > 0 \) and there is a \( \tau_{dy} \) dependence. It is known that:

\[
\tau_{dy|\text{WSR}} < \tau_{dy|\text{WSR=S}} \quad \text{(Fig. 6) and } \sigma_{\text{SEU}} \propto (1 - \tau_{dy}) \quad \text{(as shown in (7))},
\]

hence it follows that No-TMR: \( \sigma_{\text{WSR=S}} > \sigma_{\text{WSR}} \). This can be further observed using the REAG FPGA SEU Model and \( \sigma_{\text{SEU}} \) data. Equation (16) reflects the \( \sigma_{\text{SEU}} \) heavy ion data in Fig. 7 and the fact that \( \sigma_{\text{WSR=S}} > \sigma_{\text{WSR}} \):

\[
(P(\text{SET} \rightarrow \text{SEU}) = P(\text{DFF} \rightarrow \text{SEU}) + P(\text{SET} \rightarrow \text{SEU})),
\]

\[
\frac{\tau_{dy|\text{WSR}}}{\tau_{dy|\text{WSR=S}}} > \frac{\tau_{dy|\text{WSR}}}{\tau_{dy|\text{WSR}}},
\]

(16)

(17)

Substitutions are made for \( P(\text{DFF} \rightarrow \text{SEU}) \) and \( P(\text{SET} \rightarrow \text{SEU}) \) (7) to form (18):

\[
P_{\text{DFF} \rightarrow \text{SEU}}(1 - \frac{\tau_{dy|\text{WSR=S}}}{\tau_{dy}}) = \frac{\tau_{dy|\text{WSR=S}}}{\tau_{dy}} \sum_{i=1}^{8} P(\text{DFF} \rightarrow \text{SEU}(i))
\]

(18)

Equation (18) reveals the \( \tau_{dy} \) significance with respect to the \( \sigma_{\text{SEU}} \). In addition, rearrangement (18) leads to (19) and shows that DFFs are more SEU susceptible than combinatorial logic.

\[
P_{\text{SET} \rightarrow \text{SEU}} \geq \frac{\tau_{dy|\text{WSR=S}}}{\tau_{dy|\text{WSR}}},
\]

(19)

B. ProASIC3 LTMR-WSRs: \( P(\text{SET} \rightarrow \text{SEU}) \)

A more detailed inspection of relative \( \sigma_{\text{SEU}} \)’s for the ProASIC3 No-TMR WSRs and WSRs is illustrated in Fig. 8. It can be seen that as LET increases, the ratio of WSRs to WSRs slightly decreases. This can be explained using (17) or (18). As LET increases, SETs increase in significance. Consequently, the \( P(\text{SET} \rightarrow \text{SEU}) \) component becomes more significant and subsequently reduces the relative difference between \( \sigma_{\text{WSR=S}} \) and \( \sigma_{\text{WSR}} \).

Fig. 9 illustrates that with user-inserted LTMR, the overall \( \sigma_{\text{SEU}} \) is reduced and now \( \sigma_{\text{WSR=S}} \) is the significant component. This is as expected because \( P(\text{SET} \rightarrow \text{SEU}) \) is mitigated with LTMR. Consequently, with LTMR insertion, \( P(\text{SET} \rightarrow \text{SEU}) \) is now the significant component. In addition the \( \sigma_{\text{SEU}} \) data in Fig. 7 and Fig. 9 show the dominance of \( P(\text{SET} \rightarrow \text{SEU}) \) for a LTMR design. Given the \( \sigma_{\text{SEU}} \) data, the dominance of \( P(\text{SET} \rightarrow \text{SEU}) \)
and the effects of (18), the following hold true for LTMR ProASIC3 designs:

- As the number of combinatorial logic gates increases, 
  \( P(f_{\text{set-seu}}) \) increases and hence \( \sigma_{\text{SEU}} \) increases. i.e. LTMR \( \sigma_{\text{WSR0-seu}} < \sigma_{\text{WSRS-seu}} \) as illustrated in Fig. 7.
- As frequency increases, \( \sigma_{\text{WSRn-seu}} \) also increases, as illustrated in Fig. 9.

### C. ProASIC3 versus RTAXS Analysis

#### 1) RTAXS Embedded LTMR versus LTMR-ProASIC3

Fig. 10 is a comparison between RTAXS WSRs (contains embedded LTMR) with the ProASIC3 WSRs (contains user inserted LTMR). It is shown that although the RTAXS has an overall lower \( \sigma_{\text{SEU}} \), the LTMR'd ProASIC3 \( \sigma_{\text{SEU}} \) are not drastically higher. In addition, the data shows that the LET threshold (LET\(_{\text{Thr}}\)) for the LTMR'd ProASIC3 is statistically similar to the RTAXS.

![Image of RTAXS versus ProASIC3 comparison](image)

**Fig. 10:** RTAXS with embedded LTMR versus ProASIC3 with user inserted LTMR. WSR Test Structures

ProASIC3 \( \sigma_{\text{WSRN-seu}} \) are higher than RTAXS \( \sigma_{\text{WSRN-seu}} \) for two major reasons:

1. The ProASIC3 is a commercial grade part containing gates with switching rates considerably higher than the RTAXS\[4\][6]. In addition, the routing network of the ProASIC3 has less capacitive loading than the RTAXS as fan-out and length increases. By definition, faster switching rates and less capacitance lead to a higher SET \( P(\text{SET}) \) than slower circuits that contain significant capacitive loading.

2. The RTAXS embedded mitigation scheme uses a wired-or as a voter\[3\][4]. The wired-or does not contribute to the \( \sigma_{\text{SEU}} \) because it does not use transistors to perform the voting. However, the ProASIC3 voters utilize a number of transistors to perform the “best-two-out-of-three function and hence have a significant contribution to the overall \( \sigma_{\text{SEU}} \). Fig. 6 illustrates the difference between RTAXS and ProASIC3 mitigation schemes.

#### 2) \( \sigma_{\text{SEU}} \) reduction with an increase in combinatorial logic: ProASIC3 versus RTAXS

As previously mentioned, one would expect that \( \sigma_{\text{WSR0-seu}} < \sigma_{\text{WSRS-seu}} \) because WSRs chains have more logic (i.e. WSRs contains more combinatorial logic between OFF stages than WSR0). However, we have shown that this is not always the case. In support, Fig. 7 illustrates that across all LET values the No-TMR-ProASIC3 \( \sigma_{\text{WSR0-seu}} > \sigma_{\text{WSRS-seu}} \). This No-TMR trend is due to dominant \( P(f_{\text{set-seu}}) \frac{1}{\tau_{\text{dy}}} \). By inserting LTMR, the data shows that the trend reverses. For LTMR-ProASIC3 \( \sigma_{\text{WSR0-seu}} < \sigma_{\text{WSRS-seu}} \) for all LET values due to the mitigation of \( P(f_{\text{set-seu}}) \frac{1}{\tau_{\text{dy}}} \).

Regarding the SEU response to increasing combinatorial logic in the RTAXS, it has also been observed that an increase in combinatorial logic at LET <10MeV*cm\(^2\)/mg can reduce \( \sigma_{\text{SEU}} \) due to attenuation of SETs [2]. Although the RTAXS and the No-TMR ProASIC3 both have trends where \( \sigma_{\text{WSR0-seu}} > \sigma_{\text{WSRS-seu}} \), the conditions and rationales for the unexpected SEU response are completely different.

Table 5: Comparison of Proofs Explaining Why WSRo < WSRo

<table>
<thead>
<tr>
<th>Significant component</th>
<th>No-TMR ProASIC3</th>
<th>RTAXS embedded LTMR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Significant circuit type</td>
<td>$P_{off/SEU}(1-t_{dif}/t_{off})$</td>
<td>$P_{prop}t_{start}$</td>
</tr>
<tr>
<td>Error Strength</td>
<td>One sided function</td>
<td>Two-sided function.</td>
</tr>
<tr>
<td>Variables responsible for WSRo</td>
<td>$\tau_{corr}/t_{off}$ or $\tau_{corr}/t_{on}$</td>
<td>$P_{prop}$ or $\tau_{start}$</td>
</tr>
<tr>
<td>LET values when valid</td>
<td>Across all LETs because $\tau_{prop}$ is constant and $P_{off/SEU}$ remains significant at low LETs</td>
<td>Non-Linear across LET</td>
</tr>
</tbody>
</table>

| Variables + SPICE simulations | | |
|--------------------------------| | |
| $\tau_{corr}$ or $\tau_{corr}/t_{off}$ | | |
| $P_{off/SEU}$ or $P_{prop}$ | | |
| $\tau_{start}$ or $\tau_{prop}$ | | |

Table 5 provides the variation in factors that influence the $\sigma_{WSR0,SEU} > \sigma_{WSR0,SEU}$ response for No-TMR ProASIC3 and RTAXS WSRs.

D. DTMR ProASIC3 Results and $P_{SEF}$

Equation (13) shows that DTMR mitigates all of $P(f/s)_{control/Logic}$ forcing $P_{SEF}$ to be the dominant $\sigma_{SEU}$. Subsequently, DTMR FPGA designs facilitate test and analysis of $P_{SEF}$.

![Global Upsets with DTMR](image)

Global Upsets with DTMR

Fig. 12: DTMR WSR Global Route SEU Cross Sections operating at 50MHz and 1MHz with checkerboard data pattern. Cross Sections are per device. No Global SEUs were observed below LET = 20.3 MeV·cm²/mg at 50MHz.

Global route analysis.

Global routes are expected not to have a frequency dependence because they are not captured SEUs. However, they can cause a SEU to be captured. As an example, a SET that occurs on a global route (e.g., a clock) can cause a DFF to capture the state of its data pin at an erroneous point in time regardless of clock frequency. The $\sigma_{SEU}$ data reflects this assumption and does not show frequency dependence.

As previously mentioned, global routes are designed to connect to a large number (tens of thousands) of DFF clock or reset pins. Generally, their routing structures are accomplished as a tree of buffers [1][4][6]. The buffers are required to have switching rates (rise-fall times) in the picoseconds range while driving a considerable capacitive load. The $\sigma_{SEU}$ data in Fig. 12 shows a relatively high LETTH for global routes. This suggests that ProASIC3 global networks have an inherent hardness due to their high-drive capability and capacitive damping throughout their routes.

VIII. CONCLUSION

The NASA REAG FPGA SEU testing methodology has been applied to Actel RTAXS and ProASIC3 FPGA devices. Because the ProASIC3 is a commercial grade device, mitigation strategies have been inserted into the DUT designs. Each design with and without mitigation has been evaluated to determine the effectiveness of the various mitigation strategies.

During the development and test phases, high level REAG FPGA SEU models assisted with DTMR design creation and were used as points of reference during testing. Post-irradiation, SEU test results were analyzed and applied to the expected SEU probability models to develop more precise models. The refined FPGA SEU models have proven to reliably reflect the $\sigma_{SEU}$ data, mitigation strategy, and synchronous design component effects (DFFs and combinatorial logic).

Regarding heavy-ion data, ProASIC3 LTMR has proven to improve SEU performance with respect to No-TMR ProASIC3 designs by increasing the LETTH to near 8.6 MeV·cm²/mg and reducing the overall $\sigma_{SEU}$.

When comparing the LTMR ProASIC3 to the RTAXs SEU data, it has been shown that the ProASIC3 LTMR LET Threshold (LETTH) is compatible with the RTAXs LETTH. However, the overall ProASIC3 LTMR cross sections are higher than the RTAXs cross sections. In addition, $\sigma_{SEU}$ reduction was observed as the number of combinational logic blocks was increased for both devices. However, it has been shown that the cause for the $\sigma_{SEU}$ reduction in both devices and when it occurs are due to completely different conditions.

Using the REAG FPGA model illustrated why DTMR isolates $P_{SEF}$ and subsequently is an effective method for test and evaluation of $P_{SEF}$. Heavy ion data show that ProASIC3 DTMR has improved the SEU response by increasing LETTH to near 20 MeV·cm²/mg.

The testing methodology developed by NASA REAG...
includes test preparation, test execution, and data analysis. The approach has proven to be a successful, technology-independent means to facilitate device evaluation and comparison studies.

REFERENCES

[1] M. Berg “Trading Application Specific Integrated Circuit (ASIC) and Field Programmable Gate Array (FPGA) Considerations for System Insertion”, NSREC Short Course, Quebec City, CN, July 2009
[7] Mentor Graphics Precision Documentation:
https://supportnet.mentor.com/docs/201009057/docs/pdfdocs/precisionRTL_users.pdf