Integrated circuit random-access memory decoder

Decoder circuit with complementary-symmetry circuit configuration composed of MOS and n-p-n bipolar devices minimizes power consumption. Emitter-follower drive scheme results in low power dissipation and high speed operation.