A simplified, compact static shift register

Shift register was developed which uses only one D type flip-flop and improves packaging density by approximately 25% over the usual arrangement. Circuit is compromise between full master-slave arrangement and dynamic shift register, with limitation only of length of time that clock can be held high during new data entry.