NASA Logo

NTRS

NTRS - NASA Technical Reports Server

Press Enter or click the Search button to begin your search.

Back to Results
Minimizing the area required for time constants in integrated circuitsWhen a medium- or large-scale integrated circuit is designed, efforts are usually made to avoid the use of resistor-capacitor time constant generators. The capacitor needed for this circuit usually takes up more surface area on the chip than several resistors and transistors. When the use of this network is unavoidable, the designer usually makes an effort to see that the choice of resistor and capacitor combinations is such that a minimum amount of surface area is consumed. The optimum ratio of resistance to capacitance that will result in this minimum area is equal to the ratio of resistance to capacitance which may be obtained from a unit of surface area for the particular process being used. The minimum area required is a function of the square root of the reciprocal of the products of the resistance and capacitance per unit area. This minimum occurs when the area required by the resistor is equal to the area required by the capacitor.
Document ID
19730004081
Acquisition Source
Legacy CDMS
Document Type
Other - NASA Technical Note (TN)
Authors
Lyons, J. C.
(NASA Goddard Space Flight Center Greenbelt, MD, United States)
Date Acquired
September 2, 2013
Publication Date
November 1, 1972
Subject Category
Physics, Solid-State
Report/Patent Number
G-1051
NASA-TN-D-7110
Report Number: G-1051
Report Number: NASA-TN-D-7110
Accession Number
73N12808
Funding Number(s)
PROJECT: RTOP 861-41-75-01-51
Distribution Limits
Public
Copyright
Work of the US Gov. Public Use Permitted.
No Preview Available