IGFET/SOI fabrication method

Technique increases switching speeds, shortens channel length, reduces parasitic capacitance and gate overlap, and minimizes gate-to-channel capacitance. The p and n sections may be reversed, allowing fabrication of complementary devices.