NASA Logo

NTRS

NTRS - NASA Technical Reports Server

Back to Results
Microprocessor arrays for large scale computationAn important new direction in computer architecture centers around the achievement of very high computational power (capacity, speed and reliability) through the use of tens of thousands of microprocessors, micromemories, and switch modules, all interconnected into a large homogeneous network using one of certain advanced connection schemes. When surrounded and supported by conventional computers and memories, such a machine holds potential for out-performing both conventional and array-based computers of the mid-1980's by one to two orders of magnitude, at least for particular classes of applications amenable to high parallelism, such as aerodynamic simulation. The homogeneous feature of this machine concept also implies size extendability, fault tolerance, and improved flexibility to handle a variety of algorithms of interest. Current work is addressing the design of technologically efficient interconnection configurations and the development of new computation algorithms that are especially efficient for highly parallel computation.
Document ID
19780011873
Acquisition Source
Legacy CDMS
Document Type
Conference Paper
Authors
Kautz, W. H.
(SRI International Corp. Menlo Park, CA, United States)
Date Acquired
August 9, 2013
Publication Date
February 1, 1978
Publication Information
Publication: NASA. Ames Res. Center Future Computer Requirements for Computational Aerodynamics
Subject Category
Computer Operations And Hardware
Accession Number
78N19816
Distribution Limits
Public
Copyright
Work of the US Gov. Public Use Permitted.

Available Downloads

There are no available downloads for this record.
No Preview Available