Time delay and integration detectors using charge transfer devices

An imaging system comprises a multi-channel matrix array of CCD devices wherein a number of sensor cells (pixels) in each channel are subdivided and operated in discrete intercoupled groups of subarrays with a readout CCD shift register terminating each end of the channels. Clock voltages, applied to the subarrays, selectively cause charge signal flow in each subarray in either direction independent of the other subarrays. By selective application of four phase clock voltages, either one, two or all three of the sections subarray sections cause charge signal flow in one direction, while the remainder cause charge signal flow in the opposite direction. This creates a form of selective electronic exposure control which provides an effective variable time delay and integration of three, six or nine sensor cells or integration stages. The device is constructed on a semiconductor sustrate with a buried channel and is adapted for front surface imaging through transparent doped tin oxide gates.