A VLSI implementation of a multicode convolutional encoder

A VLSI architecture and layout for a convolutional encoder is described. This architecture allows a single chip implementation of an encoder that is capable of handling many different convolutional codes including all the convolutional codes that are presently used for deep space missions.