NASA Logo

NTRS

NTRS - NASA Technical Reports Server

Press Enter or click the Search button to begin your search.

Back to Results
Low defect, high purity crystalline layers grown by selective depositionThe purity and perfection of a semiconductor is improved by depositing a patterned mask of a material impervious to impurities of the semiconductor on a surface of a blank. When a layer of semiconductor is grown on the mask, the semiconductor will first grow from the surface portions exposed by the openings in the mask and will bridge the connecting portions of the mask to form a continuous layer having improved purity, since only the portions overlying the openings are exposed to defects and impurities.
Document ID
19850022609
Acquisition Source
Legacy CDMS
Document Type
Other - Patent
Authors
Morrison, A. D.
(JPL Pasadena, Calif., United States)
Daud, T.
(JPL Pasadena, Calif., United States)
Date Acquired
August 12, 2013
Publication Date
June 11, 1985
Subject Category
Solid-State Physics
Report/Patent Number
Patent Number: NASA-CASE-NPO-15813-1
Patent Number: US-PATENT-4,522,661
Patent Application Number: US-PATENT-APPL-SN-507624
Accession Number
85N30922
Funding Number(s)
CONTRACT_GRANT: NAS7-100
Distribution Limits
Public
Copyright
Work of the US Gov. Public Use Permitted.
Patent
NASA-CASE-NPO-15813-1|US-PATENT-4,522,661
Patent Application
US-PATENT-APPL-SN-507624
No Preview Available