NASA Logo

NTRS

NTRS - NASA Technical Reports Server

Back to Results
Implementation of Adaptive Digital Controllers on Programmable Logic DevicesMuch has been made of the capabilities of FPGA's (Field Programmable Gate Arrays) in the hardware implementation of fast digital signal processing. Such capability also makes an FPGA a suitable platform for the digital implementation of closed loop controllers. Other researchers have implemented a variety of closed-loop digital controllers on FPGA's. Some of these controllers include the widely used proportional-integral-derivative (PID) controller, state space controllers, neural network and fuzzy logic based controllers. There are myriad advantages to utilizing an FPGA for discrete-time control functions which include the capability for reconfiguration when SRAM-based FPGA's are employed, fast parallel implementation of multiple control loops and implementations that can meet space level radiation tolerance requirements in a compact form-factor. Generally, a software implementation on a DSP (Digital Signal Processor) or microcontroller is used to implement digital controllers. At Marshall Space Flight Center, the Control Electronics Group has been studying adaptive discrete-time control of motor driven actuator systems using digital signal processor (DSP) devices. While small form factor, commercial DSP devices are now available with event capture, data conversion, pulse width modulated (PWM) outputs and communication peripherals, these devices are not currently available in designs and packages which meet space level radiation requirements. In general, very few DSP devices are produced that are designed to meet any level of radiation tolerance or hardness. The goal of this effort is to create a fully digital, flight ready controller design that utilizes an FPGA for implementation of signal conditioning for control feedback signals, generation of commands to the controlled system, and hardware insertion of adaptive control algorithm approaches. An alternative is required for compact implementation of such functionality to withstand the harsh environment encountered on spacecraft. Radiation tolerant FPGA's are a feasible option for reaching this goal.
Document ID
20030000541
Acquisition Source
Marshall Space Flight Center
Document Type
Preprint (Draft being sent to journal)
Authors
Gwaltney, David A.
(NASA Marshall Space Flight Center Huntsville, AL United States)
King, Kenneth D.
(NASA Marshall Space Flight Center Huntsville, AL United States)
Smith, Keary J.
(NASA Marshall Space Flight Center Huntsville, AL United States)
Monenegro, Justino
Date Acquired
September 7, 2013
Publication Date
January 1, 2002
Subject Category
Cybernetics, Artificial Intelligence And Robotics
Meeting Information
Meeting: 5th Annual Military and Aerospace Programmable Logic Devices (MAPLD) International Conference
Location: Laurel, MD
Country: United States
Start Date: September 10, 2002
End Date: September 12, 2002
Distribution Limits
Public
Copyright
Work of the US Gov. Public Use Permitted.
No Preview Available